AMSTRAD PPC 512S - Page 27

CHASSIS SCHEMATIC I
TO
tCHORY PCB
TO
MEMORY PCB
X1D4
24.00MHZ
T
V
W_
2
6
>tJJJ
°
3
L1D1
2.2UH
—I-
C1
17
I8P <NPO>
3S
< RESET)
pj|
Tfj
ipj
rol
KBDATA
5.2
KBCLK 5.2
CK4
NC1ACK3
NDACK2
NDACKO
HRQ
ADSTB
NXMEMR
NXIOW
NXIOR
HOLDA
RESET
CK8
READY
NRQ/GTO
ALE
BALE
IORDY
IC125
NMEMW
NS1
NSC
AMS
BUS
NIO*
NIOR
GATE
ARRAY
A19
40039 BA19
A18
BAI8
A17
BA17
A18
BAtS
.30
f55~
ADtS
ADM
ADI3
ADI2
ADI1
A010
ADS
A08
AD7
ADfe
AD5
A04
AD3
ADS'
BADIS
BAD14
BA0I3
BAD12
BAD11
BA010
BAD9
BADS
8A?
BAG
BA5
BA4
BA3
BA2
BA:
BAO
NOMACS
NINTCS
NPITCS
NFDCS
NSIOCS
o
Q a a
z
z
z z
o 5 <si
in
27 1.9
13 5.2
16
O.gj
'g
P.P1
Mm
:>>
3
SE
4.8
57 0.01
+5V
ES.22
43.1
100
T
-1
CS01-CE10
CB13-CEI5
CSI9 CE20 C622 CB23 CS2S CG2S
CB27 CS30 CE31 CB33 CBS9 CBSO
DECOUPLING
CAPACITORS
1PER
PACK (1-40
PINS )
ZPER
PACK
<41-100 PINS
>
o
<
a
<
C
<
CD
<
33 m
!CI28l
HCU04]
3ST
i
.