EasyManua.ls Logo

ARM ARM7TDMI - B.7 Processor in PGA Package

Default Icon
126 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Open Access
B-8
ARM Development Board (ARM7TDMI Version)
Hardware Reference Guide
ARM DUI 0017C
Daughter Board Schematics
B.7 Processor in PGA Package
Date: September 13, 1996 Sheet
Size Document Number
B ARM EOI-0012 (PROCPG
A
Title
Processor in PGA pac
CB1 4JN
CAMBRIDGE
CHERRY HINTON
FULBOURN ROAD
(C) ADVANCED RISC MAC
VDDM
VDDFS
VDD
VDD
VSS
VDD
TEST3
APE
nENIN
DBGEN
DBGRQ
BREAKPT
1
V10
1
V11
1
V12
1
V13
1
V19
1
V20
1
V21
1
V22
R16
0R
R17
0R
R18
0R
R19
0R
VDD
VDD
VDD
VDDBL3
BL0
BL1
BL2
1
V1
1
V2
1
V3
1
V4
1
V27
R6
0R
R7
0R
R8
0R
R9
0R
BMEN1
BMEN0
R15
0R
n
F
I
Q
I
S
Y
N
C
V
D
D
M
C
L
K
n
W
A
I
T
A
B
O
R
T
V
S
S
E
E
B
E
C
P
A
C
P
B
n
C
P
I
V
D
D
B
L
3
B
L
2
B
L
1
B
L
0
V
S
S
W
A
I
T
W
S
E
L
T
R
A
N
1
T
R
A
N
0
V
D
D
M
T
B
E
V
S
S
C
O
M
M
R
X
C
O
M
M
T
X
T
M
U
X
1
T
M
U
X
0
R
E
S
1
R14
0R
V
D
D
T
E
S
T
3
T
E
S
T
2
T
B
I
T
V
S
S
n
M
4
n
M
3
n
M
2
n
M
1
n
M
0
V
D
D
n
E
X
E
C
S
E
Q
V
D
D
M
V
D
D
M
n
M
R
E
Q
E
C
L
K
V
S
S
B
I
G
E
N
D
n
I
R
Q
1
V25
VSS
B2
A0
D3
A1
B1
A2
E4
VDD
C2
A3
E3
A4
C1
A5
F4
VSS
D2
A6
F3
A7
D1
A8
G4
VDD
E2
A9
G3
A10
E1
A11
H3
VSS
F2
A12
H4
A13
F1
A14
H2
VDD
G2
A15
J2
A16
G1
A17
J3
VSS
H1
A18
J4
A19
J1
A20
K2
VDD
K1
A21
K3
A22
L1
A23
K4
VSS
M1
A24
L2
A25
N1
A26
L3
VDD
M2
A27
L4
A28
P1
A29
M3
VSS
N2
A30
M4
A31
R1
NRW
N3
VDD
P2
MAS0
N4
MAS1
T1
NTRANS
P3
VSS
R2
LOCK
P4
NOPC
U1
VDD
R3
V
S
S
T
2
E
A
B
E
R
4
A
B
E
U
2
A
L
E
P
5
V
D
D
T
3
A
P
E
R
5
D
B
E
U
3
T
E
S
T
0
P
6
V
S
S
T
4
D
0
R
6
D
1
U
4
D
2
P
7
V
D
D
T
5
D
3
R
7
D
4
U
5
D
5
R
8
V
S
S
T
6
D
6
P
8
D
7
U
6
D
8
T
8
V
D
D
T
7
D
9
T
9
D
1
0
U
7
D
1
1
R
9
V
S
S
U
8
D
1
2
P
9
D
1
3
U
9
D
1
4
T
1
0
V
D
D
U
1
0
D
1
5
R
1
0
D
1
6
U
1
1
D
1
7
P
1
0
V
S
S
U
1
2
D
1
8
T
1
1
D
1
9
U
1
3
D
2
0
R
1
1
V
D
D
T
1
2
D
2
1
P
1
1
D
2
2
U
1
4
D
2
3
R
1
2
V
S
S
T
1
3
D
2
4
P
1
2
D
2
5
U
1
5
D
2
6
R
1
3
V
D
D
T
1
4
D
2
7
P
1
3
D
2
8
U
1
6
D
2
9
R
1
4
V
S
S
T
1
5
D
3
0
P
1
4
D
3
1
U
1
7
V
D
D
R
1
5
VSS
T16
TEST1
P15
NENOUTI
T17
NENOUT
N14
NENIN
R16
VDD
N15
EDBE
R17
SEL1
M14
SEL0
P16
BUSEN
M15
VSS
P17
TBE
L14
HIGHZ
N16
NTDOEN
L15
NTRST
N17
VDD
K15
TDO
M16
VDDFS
K14
TMS
M17
TCK
K16
TDI
L16
VSS
J16
DBGACK
L17
BREAKPT
J15
DBGRQ
K17
DBGEN
J14
VDD
J17
EXTERN0
H16
EXTERN1
H17
DBGRQI
H15
VDDM
G17
VDDM
H14
TCK1
F17
TCK2
G16
VSS
E17
TAPSM0
G15
TAPSM1
F16
TAPSM2
G14
TAPSM3
D17
VDD
F15
IR0
E16
IR1
F14
IR2
C17
IR3
E15
VSS
D16
RANGEOUT1
E14
RANGEOUT0
B17
SCREG3
D15
SCREG2
C16
SCREG1
D14
SCREG0
A17
VDD
C15
V
S
S
B
1
6
C
O
M
M
R
X
C
1
4
C
O
M
M
T
X
A
1
6
N
C
D
1
3
N
C
B
1
5
N
C
C
1
3
B
C
E
A
1
5
V
D
D
D
1
2
B
C
0
B
1
4
B
C
1
C
1
2
F
0
A
1
4
F
1
D
1
1
W
A
I
T
S
E
L
B
1
3
W
A
I
T
2
C
1
1
V
S
S
A
1
3
B
L
0
C
1
0
B
L
1
B
1
2
B
L
2
D
1
0
B
L
3
A
1
2
V
D
D
B
1
0
N
C
P
I
B
1
1
C
P
B
B
9
C
P
A
A
1
1
E
E
B
E
C
9
V
S
S
A
1
0
N
R
E
S
E
T
D
9
A
B
O
R
T
A
9
N
W
A
I
T
B
8
M
C
L
K
A
8
V
D
D
C
8
I
S
Y
N
C
A
7
N
F
I
Q
D
8
N
I
R
Q
A
6
B
I
G
E
N
D
B
7
V
S
S
A
5
E
C
L
K
C
7
N
M
R
E
Q
B
6
V
D
D
M
D
7
V
D
D
M
A
4
S
E
Q
C
6
N
E
X
E
C
B
5
V
D
D
D
6
N
M
0
A
3
N
M
1
C
5
N
M
2
B
4
N
M
3
D
5
N
M
4
A
2
V
S
S
C
4
T
B
I
T
B
3
T
E
S
T
2
D
4
T
E
S
T
3
A
1
V
D
D
C
3
U1
ARM7TDMIB2-PGA
SOCKET PGA240
3045
VSS
A1
A2
VDD
A3
A4
A5
VSS
A6
A7
A8
VDD
A9
A10
A11
VSS
A12
A13
A14
VDD
A15
A16
A17
A0
VDD
VSS
VDD
VSS
VDDM
VDDM
EXTERN1
VSS
SEL0
SEL1
BUSEN
SCREG0
SCREG1
SCREG2
SCREG3
RNGOUT0
RNGOUT1
IR3
IR2
IR1
IR0
TAPSM2
TAPSM3
TAPSM1
TAPSM0
TCK2
TCK1
DBGRQI
VSS
VSS
CPA
D[31..0]
VDD
1
V5
1
V6
1
V7
1
V8
1
V28
1
V29
1
V30
1
V31
1
V32
1
V33
1
V34
1
V35
1
V36
1
V37
1
V38
1
V39
1
V40
1
V41
1
V42
1
V43
1
V44
R10
0R
R11
0R
R12
0R
RES1
RES1
R13
10K
D[31..0] A[31..
0
VDD
VDD
VDD
ALE
ABE
DBE
EEBE
EXTERN0
EXTERN1
CPB
TBE
A[31..0]
TRAN[1..0]
TRAN[1
VDD
1
V9
1
V14
1
V15
1
V16
1
V17
1
V18
1
V23
1
V24
R20
0R
R21
0R
R22
0R
R23
10K
WRITE
TDO
WRITE
SIZE[1..0]
PROT[1..0]
PROT[1
SIZE[1
LOCK
LOCK
TDO
nM[4..0]
nM[4..
0
nEXEC
nEXEC
TBIT
TBIT
DBGACK
DBGACK
nMREQ
SEQ
SEQ
nMREQ
nCPI
nCPI
VDD
VSS
VDDFS
VSS
VDD
SEL0
SEL1
MDBE
nENIN
BUSEN
TDI
TCK
TMS
TDO
VDD
nTRST
TBE
DBGACK
BREAKPT
DBGRQ
DBGEN
EXTERN0
NTDOEN
HIGHZ
MTBE
BIGEND
ISYNC
nFIQ
BIGEND
ISYNC
nFIQ
MDBE
MDBE
WSEL
WAIT
WSEL
WAIT
MCLK
MCLK
nWAIT
ABORT
ABORT
nWAIT
MTBE
1
V45
1
V46
1
V47
TMUX[1..0]
TMUX[1..0]
BMEN[1..0]
BMEN[1..0]
VSS
A18
A19
A20
VDD
A21
A22
A23
VSS
A24
A25
A26
VDD
A27
A28
A29
VSS
A30
A31
VDD
WRITE
SIZE0
SIZE1
PROT1
VSS
VDD
V
S
S
V
S
S
V
D
D
D
6
D
7
D
8
V
S
S
LOCK
PROT0
D
0
D
1
D
2
D
3
D
4
D
5
M
A
B
E
A
B
E
A
L
E
V
D
D
A
P
E
D
B
E
T
E
S
T
0
1
V26
VDD
MABE
R36
0R 1
V97
D
9
V
D
D
D
1
0
D
1
1
V
S
S
D
1
2
D
1
3
D
1
4
V
D
D
D
1
6
D
1
7
V
S
S
D
1
8
D
1
5
D
1
9
D
2
0
V
D
D
D
2
1
D
2
2
D
2
3
V
S
S
D
2
4
D
2
5
D
2
6
V
D
D
D
2
7
D
2
8
D
2
9
V
S
S
D
3
0
D
3
1
V
D
D
VSS
TEST1
nENOUT
nENOUTI
TDI
TCK
TMS
nTRST
TDI
TCK
TMS
nTRST
nIRQ
nIRQ
1
V48
1
V49
CPA
CPA
CPB
CPB
EXTERN[1..0]
EXTERN[1..0]
ECLK
ECLK
COMMRX
COMMTX
COMMTX
COMMRX
h
rg.
b
oo
k
P
age
8
W
e
d
nes
d
ay,
J
u
l
y
22
,
1998
9
:
18
AM

Table of Contents

Other manuals for ARM ARM7TDMI

Related product manuals