ASROCK H81M-HDS R2.0 - Inter-Rank and Channel Latency Settings; Inter-Rank and Inter-DIMM Delay Settings; Channel Latency and ODT Settings

H81M-HDS R2.0
51
English
tWRRDDR
Congure between module write to read delay from dierent ranks.
tWRRDDD
Use this to change DRAM tRRSR Auto/Manual settings. e default is [Auto].
Congure between module write to read delay from dierent DIMMs.
tWRWR
Congure between module write to write delay.
tWRWRDR
Congure between module write to write delay from dierent ranks.
tWRWRDD
Congure between module write to write delay from dierent DIMMs.
tRDWR
Congure between module read to write delay.
tRDWRDR
Congure between module read to write delay from dierent ranks.
tRDWRDD
Congure between module read to write delay from dierent DIMMs.
RTL (CHA)
Congure round trip latency for channel A.
RTL (CHB)
Congure round trip latency for channel B.
IO-L (CHA)
Congure IO latency for channel A.
IO-L (CHB)
Congure IO latency for channel B.
ODT WR (CHA)
Congure the memory on die termination resistors' WR for channel A.