Asus P5PL2 - Page 80

4-24
Select Screen
Select Item
+- Change Option
F1 General Help
F10 Save and Exit
ESC Exit
Advanced Chipset Settings
Configure DRAM Timing by SPD [Enabled]
Hyper Path 3 [Auto]
DRAM Throttling Threshold [Auto]
Booting Graphic Adapter Priori [PCI Express/PCI]
PEG Buffer Length [Auto]
Link Latency [Auto]
PEG Root Control [Auto]
PEG Link Mode [Auto]
Slot Power [Auto]
High Priority Port Select [Disabled]
Enable or disable
DRAM timing.