EasyManua.ls Logo

Denon D-MA5DV - Page 34

Denon D-MA5DV
107 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
D-MAS5DV/D-MX7700DV
34
M66005FP(IC801)
foie1i1<-]
CO
64|-—>DIG17SEG36
)
DIG10<-[2
|
63|—>DIG13/SEG37
pale
DIGOS<—[3]
62
|—>DIG
14/SEG38
|
outputs
DIGOs<—[4
|
[6
1|—>
DIG
18/SEG39
bIGo7
<-{5
|
Vec2
Digit
DIGO6
<—[6
|
-->SEG0O
outputs
|
DIGOS5<—[7
|
8]|->SEGO01
DIGO4<[B
|
157|—>SEG02
DIGO3
<—[9
|
ou
SEG03
DIGO2
<[10]
LL.
[55|—>SEG04
pat
a
mee
Reset
input
RESET—>[7T3}
oO
152}
>SEG07
Chip
select
input
CS
[14]
ro)
—>SEG08
Shift
clock
input
SCK
—>[T5]
'
SEGO9
Serial
data
SDATA
—>{16|
8
>SEG10
:
P1
(48]—>SEG11
Universal
bidirectional
ports
|
PO
<—[T8)
2
A7|>SEG12
>
Segment
Vcct
—>SEG13
Clock
output
XOUT
g
—>SEG14
Clock
input
=
XIN—>
41>
SEG15
Vss
43|>SEG16
SEG35
—»SEG17
SEGM
<-(24
47]|—->SEG18
SEG33<—
40|—>SEG19
SEG32
—»SEG20
ment
5
mai)
Seay
B7|
>sec22
SEG29<—
[36|>SEG23
SEG28
<-]
(35}->SEG24
SEG27
<|
4}->SEG25
Vp
—>
SEG26
i)
Display
code
RAM
(Bank
1:
8bit
x
16
Bank
2:
8bit
x
64
CGROM
(35bit
x
160)
Segment
output
circuit
CGRAM
(35bit
x
16)
Serial
Code/
SCK
(45)
receive
command
T
:
.
DIG12/
SDATA
(46)
circuit
control
SEG36
DIG13/
SEG37
DIG14/
SEG38
DIG15/
SEG39
'
controller
scan
pulse
@
biGoo
Digit
:
output
a
circuit
lee
®
bie11
t
2
(jg)Po0
G7P1

Related product manuals