Eaton EDR-5000 - Page 986

EDR-5000 IM02602007E
Name Description
Logic.LE15.Timer Out Signal: Timer Output
Logic.LE15.Out Signal: Latched Output (Q)
Logic.LE15.Out inverted Signal: Negated Latched Output (Q NOT)
Logic.LE15.Gate In1-I State of the module input: Assignment of the Input Signal
Logic.LE15.Gate In2-I State of the module input: Assignment of the Input Signal
Logic.LE15.Gate In3-I State of the module input: Assignment of the Input Signal
Logic.LE15.Gate In4-I State of the module input: Assignment of the Input Signal
Logic.LE15.Reset Latch-I State of the module input: Reset Signal for the Latching
Logic.LE16.Gate Out Signal: Output of the logic gate
Logic.LE16.Timer Out Signal: Timer Output
Logic.LE16.Out Signal: Latched Output (Q)
Logic.LE16.Out inverted Signal: Negated Latched Output (Q NOT)
Logic.LE16.Gate In1-I State of the module input: Assignment of the Input Signal
Logic.LE16.Gate In2-I State of the module input: Assignment of the Input Signal
Logic.LE16.Gate In3-I State of the module input: Assignment of the Input Signal
Logic.LE16.Gate In4-I State of the module input: Assignment of the Input Signal
Logic.LE16.Reset Latch-I State of the module input: Reset Signal for the Latching
Logic.LE17.Gate Out Signal: Output of the logic gate
Logic.LE17.Timer Out Signal: Timer Output
Logic.LE17.Out Signal: Latched Output (Q)
Logic.LE17.Out inverted Signal: Negated Latched Output (Q NOT)
Logic.LE17.Gate In1-I State of the module input: Assignment of the Input Signal
Logic.LE17.Gate In2-I State of the module input: Assignment of the Input Signal
Logic.LE17.Gate In3-I State of the module input: Assignment of the Input Signal
Logic.LE17.Gate In4-I State of the module input: Assignment of the Input Signal
Logic.LE17.Reset Latch-I State of the module input: Reset Signal for the Latching
Logic.LE18.Gate Out Signal: Output of the logic gate
Logic.LE18.Timer Out Signal: Timer Output
Logic.LE18.Out Signal: Latched Output (Q)
Logic.LE18.Out inverted Signal: Negated Latched Output (Q NOT)
Logic.LE18.Gate In1-I State of the module input: Assignment of the Input Signal
Logic.LE18.Gate In2-I State of the module input: Assignment of the Input Signal
Logic.LE18.Gate In3-I State of the module input: Assignment of the Input Signal
Logic.LE18.Gate In4-I State of the module input: Assignment of the Input Signal
Logic.LE18.Reset Latch-I State of the module input: Reset Signal for the Latching
Logic.LE19.Gate Out Signal: Output of the logic gate
Logic.LE19.Timer Out Signal: Timer Output
www.eaton.com 986