Eaton EDR-5000 - Page 1018

EDR-5000 IM02602007E
Name Description
Logic.LE42.Gate Out Signal: Output of the logic gate
Logic.LE42.Timer Out Signal: Timer Output
Logic.LE42.Out Signal: Latched Output (Q)
Logic.LE42.Out inverted Signal: Negated Latched Output (Q NOT)
Logic.LE42.Gate In1-I State of the module input: Assignment of the Input Signal
Logic.LE42.Gate In2-I State of the module input: Assignment of the Input Signal
Logic.LE42.Gate In3-I State of the module input: Assignment of the Input Signal
Logic.LE42.Gate In4-I State of the module input: Assignment of the Input Signal
Logic.LE42.Reset Latch-I State of the module input: Reset Signal for the Latching
Logic.LE43.Gate Out Signal: Output of the logic gate
Logic.LE43.Timer Out Signal: Timer Output
Logic.LE43.Out Signal: Latched Output (Q)
Logic.LE43.Out inverted Signal: Negated Latched Output (Q NOT)
Logic.LE43.Gate In1-I State of the module input: Assignment of the Input Signal
Logic.LE43.Gate In2-I State of the module input: Assignment of the Input Signal
Logic.LE43.Gate In3-I State of the module input: Assignment of the Input Signal
Logic.LE43.Gate In4-I State of the module input: Assignment of the Input Signal
Logic.LE43.Reset Latch-I State of the module input: Reset Signal for the Latching
Logic.LE44.Gate Out Signal: Output of the logic gate
Logic.LE44.Timer Out Signal: Timer Output
Logic.LE44.Out Signal: Latched Output (Q)
Logic.LE44.Out inverted Signal: Negated Latched Output (Q NOT)
Logic.LE44.Gate In1-I State of the module input: Assignment of the Input Signal
Logic.LE44.Gate In2-I State of the module input: Assignment of the Input Signal
Logic.LE44.Gate In3-I State of the module input: Assignment of the Input Signal
Logic.LE44.Gate In4-I State of the module input: Assignment of the Input Signal
Logic.LE44.Reset Latch-I State of the module input: Reset Signal for the Latching
Logic.LE45.Gate Out Signal: Output of the logic gate
Logic.LE45.Timer Out Signal: Timer Output
Logic.LE45.Out Signal: Latched Output (Q)
Logic.LE45.Out inverted Signal: Negated Latched Output (Q NOT)
Logic.LE45.Gate In1-I State of the module input: Assignment of the Input Signal
Logic.LE45.Gate In2-I State of the module input: Assignment of the Input Signal
Logic.LE45.Gate In3-I State of the module input: Assignment of the Input Signal
Logic.LE45.Gate In4-I State of the module input: Assignment of the Input Signal
Logic.LE45.Reset Latch-I State of the module input: Reset Signal for the Latching
Logic.LE46.Gate Out Signal: Output of the logic gate
www.eaton.com 1018