EasyManua.ls Logo

HP Series 37 - Page 98

HP Series 37
125 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Test Descriptions
Test
24.
MCC DUMP
--
Checks the operation of an MCC dump if port 7
is
to be tested on the TIC.
The dump
is
performed by first issuing a Freeze Modem Direct command and then starting a
Dump MCC/MSC control program. The
interrupt
code
is
19 (PCC
or
MCC/MSC dump
completed). If the
interrupt
is
correct, the beginning of the MCC and
MSC
dump areas are
checked for MCC
error
codes
that
indicate problems while dumping MCC/MSC. The
error
code in MCC dump will be Non-Maskable
Interrupt
In Progress. The
error
code in
MSC
will
be
Link Error.
Test 25.
PCC MCC COMMUNICATION
--
Tests the communication between the PCC and the MCC
if port 7
is
to be tested on the TIC.
It
requests a dump
of
the MCC/MSC without having
issued a modem disable. The
PCC sends a single byte to
the
MCC
that
rejects the request.
The expected
interrupt
is
the
same as
that
for a successful dump (19). The receive
buffer
contains the MCC's
error
code "invalid PCC message".
Test 26. DIAGNOSTIC
LOOPBACK
--
Executes the PCC's diagnostic loopback test. The diagnostic
loopback control
is
used to test the hardware
path
from main memory to the PCC and back to
main memory. A block of 256 characters are read
by
the
PCC from main memory
and
then
are
written
back
into
memory. The PCC checks
that
each byte
is
one greater
than
the
previous byte and will
interrupt
if
an
error
is
detected. This routine verifies
that
the
data
that
is
written
back into memory
by
the PCC
is
correct.
It
also checks
that
a valid
interrupt
is
received from the correct port and
that
the correct
number
of bytes are transferred.
Test
27.
BAUD RATE
--
Tests the baud rate logic on the AlB section
of
the TIC.
It
tests the baud
rates one port
at
a time by testing how long it takes to do a blind write
of
a given number of
characters. The baud
rate
is
calculated and compared to
an
acceptable range. If
it
falls
outside the given range, an
error
is
reported.
Test 28. MODEM SIGNALS
--
Performs a loopback of
the
modem control signals for port 7 of the
TIC. For each
pattern
to be tested, a control program
is
created and sent to the PCc. This
control program consists of a
Set Port Protocol control order followed
by
a Set Modem
Controls control order followed by a Perform
I/O
control order. The
pattern
to
be
looped
back
is
placed in the
output
field
of
the Set Modem Controls order. These outputs will be
looped back to the inputs
by
a loop back connector. To guarantee
that
a modem change
interrupt
occurs immediately
after
the Perform
I/o
is
executed, the reference mask
is
set to
the complement
of
the outputs and the control mask
is
set to FF. This routine also checks
that
the
interrupt
actually occurred and
that
it
came from the correct port.
Test
29.
MSC
PORT ADDRESSING
--
Tests the addressing of port 7 by the
MSC.
In the first
part
of
the test, a control program
that
contains the Set Modem control order
is
used to set the modem
outputs for each port to
that
port's address. A loopback connector loops back to the outputs to
the modem inputs. In the second
part
of the test, a Read Modem Inputs control program reads
back the inputs from each port.
If
an
addressing error has occurred,
it
is
detected when the
wrong address
is
read from one or more ports.
Test
30.
LOOPBACK
--
Executes a loopback through
either
a loopback hood or through the loop back
circuitry on the
TIC. This loop back circuitry
is
activated by placing a jumper on the test
points near the backplane connector of the TIC
PCA. If
there
is
a failure, using the jumper
enables you to determine
if
the
TIC or the connector board
is
failing. The AlB main
procedure initiates the test by starting a control program for each port to
be
tested. This
control program contains a
Perform
I/O
control order
that
specifies concurrent
read/write
without flush. These control programs will generate
interrupts
that
are
then
processed by this
routine. If no interrupts occur
be
j ore a
timer
pops, errors for all ports
with
pending control
programs are reported. If an
interrupt
does occur, the cause of the
interrupt
is
checked.
Next,
the Receive Buffer
is
checked to make certain
that
it
matches the Send Buffer. Because
SEP 84
3-5

Table of Contents

Related product manuals