Need help?Do you have a question about the iHome SDIO Card and is the answer not in the manual?
General| Brand | iHome |
|---|---|
| Model | SDIO Card |
| Category | Computer Hardware |
| Language | English |
Explains liability, warranties, and licensing terms for the specification.
Rules for capitalizing terms to distinguish definitions from common English.
Defines notation for hexadecimal, binary, and decimal numbers.
Explains the meaning of 'May', 'Shall', and 'Should' for requirements.
Lists key characteristics of SDIO cards, including form factors and interrupt capabilities.
Identifies the SD Memory Card Specifications as a foundational document.
Describes common functions with standard interfaces and their optional implementation.
Defines Full-Speed and Low-Speed SDIO cards and their characteristics.
Details the SPI, 1-bit SD, and 4-bit SD data transfer modes.
Discusses host support for 1-bit and 4-bit transfer modes, impacting Low-Speed card performance.
Illustrates the signal connections between SD Host and SDIO cards.
Explains changes from SD memory initialization, including CMD5 for I/O.
Details the CMD5 command used for inquiring about voltage range and card capabilities.
Describes the R4 response format for CMD5 in SD and SPI modes.
Addresses unique scenarios when initializing combo cards with both SDIO and memory functions.
Lists commands supported by SD memory and SDIO cards across SPI and SD interfaces.
Identifies SD memory commands not supported by SDIO cards or their SDIO portion.
Explains the changes in the R6 response for SDIO cards compared to SD memory cards.
Defines the method for resetting SDIO functions using CMD52, distinct from SD memory reset.
Details how bus width is selected for SDIO cards using CCCR writes and ACMD6.
Explains the pull-up resistor on DAT[3] for card detection and its management.
Mentions timings but is not included in the simplified specification.
Covers the flexibility in SDIO block sizes compared to fixed SD memory block sizes.
Describes how SDIO aborts data transfers using CCCR writes, replacing CMD12.
Highlights differences in fixed registers like OCR, CID, CSD between SDIO and SD memory.
Details the CMD52 for single-byte register access, useful for initialization and status monitoring.
Explains the R5 response format for CMD52 in SD and SPI modes, including status flags.
Describes CMD53 for reading/writing multiple I/O registers efficiently, supporting byte or block transfers.
Introduces SDIO card architecture, functions, and register organization.
Specifies the timing requirements for register read/write operations.
Covers how SDIO cards signal interrupts to the host using a dedicated pin.
Explains the optional suspend/resume mechanism for managing bus access in multi-function cards.
Describes the optional Read Wait feature allowing hosts to pause data transfers for commands.
Specifies the acceptance of CMD52 during data transfer for error handling and aborts.
Illustrates the internal memory map of an SDIO card, including CIA and register space.
Details the CIA, its purpose for function control, and its register structures.
Explains CCCR registers for controlling card enable, interrupts, and bus interface.
Describes FBRs providing per-function information, enabling power selection, and software loading.
Covers the CIS, providing detailed information about the card and its functions.
Discusses cards with multiple I/O functions and their associated CIS structures.
Explains how block size for CMD53 is set via FBR registers.
Visualizes the bus states and command interactions in an SDIO card.
Outlines the procedure for accessing the CSA for storing drivers and applications.
Specifies the FAT12/FAT16 format for data stored within the CSA.
Describes the timing differences for interrupts in SPI and SD modes, including the Interrupt Period.
Introduces high-power support and power selection features for SDIO cards.
Details Master Power Control (SMPC, EMPC) and its implications for card current.
Lists host requirements for supporting SDIO power control features.
Explains enabling high-speed operation via CCCR bits for 50MHz clock rates.
Covers how combo cards switch bus speed for both memory and I/O functions.
Describes the different physical form factors for SDIO cards.
Details compatibility with standard SD sockets and mechanical specifications.
Covers compatibility with miniSD sockets and related mechanical specifications.
Specifies the required operating voltage range for SDIO Version 2.00 cards.
Discusses the importance of low power consumption for battery life and user satisfaction.
Points to the PC Card Standard Metaformat Specification for CIS details.
Explains the fundamental structure of CIS tuples and chain linking.
Defines the little-endian byte ordering for numeric data within CIS tuples.
Discusses how tuple formats vary with SDIO specification revisions and backward compatibility.
Describes the multiple CIS areas for SDIO cards, including common and function-specific sections.
Details the tuple providing manufacturer identification and card number information.
Introduces specific tuples for SDIO, like Function ID and Function Extension.
Lists mandatory and optional commands for SD and SPI modes across SD memory and SDIO.
Lists documents referenced by this SDIO specification.
Provides definitions for acronyms and technical terms used in the document.
To Next Page