EasyManuals Logo

JVC GR-D247EK User Manual

JVC GR-D247EK
64 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #27 background imageLoading...
Page #27 background image
(No.YF079) 2-11 2-12(No.YF079)
+
-
ADIN6
OUTV
ADIN7
HDIN
ADIN8
ADIN8
REF_CLK
ADIN7
ADIN6
AGC_OUT
ADIN1
PBLK
CDAS
ADIN5
ADIN0
ADIN4
ADIN9
HDIN
ADIN3
VDIN
ADIN2
CPOB
ADIN9
MFLD
ID
CLKI
REF_CLK
TSR
ADIN0
SPA
ADIN1
MVD
HID
REC_CLK
XINT
ADIN2
REC_DATA
DSP_RST
VREF_1.1
ID
CLKI
ADIN3
VRB_ATF
CPOB
F/Z_MCK
ATFI
VD_F/Z
VRB_AGC
OSD_VD
ADIN4
PBLK
REC_CTL
ADIN5
OUTH
OMT
FRP
INV
INH
INV
INH
DYI3
DYI2
DYI1
DYI0
DCI3
DCI2
DCI1
DCI0
OUTV
OUTH
DYO3
DYO2
DYO1
DYO0
DCO3
DCO2
DCO1
DCO0
CLK27A
OSD_VD
VDIN
DYO0
DYO1
DYO2
DYO3
DCO0
DCO1
DCO2
DCO3
DCI3
DCI2
DCI1
DCI0
DYI3
DYI2
DYI1
DYI0
AIMCK0
AILRCK0
AIBCK0
AODAT0
AIDAT/AIDAT2
AODAT0
AIDAT/AIDAT2
AILRCK0
AIBCK0
AIMCK0
VREF_1.1
VRB_AGC
AGC_OUT
VRB_ATF
ATFI
DSP_CS
CDRE
CDWE
CPU_WAIT
ADDT15
ADDT14
ADDT13
ADDT12
ADDT11
ADDT10
ADDT09
ADDT08
ADDT07
ADDT06
ADDT05
ADDT04
ADDT03
ADDT02
ADDT01
ADDT00
REC_CTL
REC_DATA
OMT
MFLD
MVD
XINT
SPA
TSR
FRP
CPU_WAIT
DSP_CS
CDAS
CDRE
CDWE
ADDT15
ADDT14
ADDT13
ADDT12
ADDT11
ADDT10
ADDT09
ADDT08
ADDT07
ADDT06
ADDT05
ADDT04
ADDT03
ADDT02
ADDT01
ADDT00
F/Z_MCK
HID
REC_CLK
DSP_RST
CLK27B
CLK27B
VD_F/Z
HDIRS
VDIRS
HDIRS
VDIRS
CLK27A
IRIS_MCK
IRIS_MCK
L3006
C3075
OPEN
C3014
1
ADDT09
FS_PLL
C3029
1000p
R3026
1k
Q3001
2SC4617/RS/-X
R3008
220k
R3019
OPEN
C3047
OPEN
L3009
NQR0006-001X
C3070
0.01
VD_F/Z
ADIN4
D3004
EC2C01C-TR-X
C3042
OPEN
T
C3009
10/6.3
MFLD
C3054
0.01
C3044 OPEN
ADDT14
C3059
1
C3024
0.01
ADIN1
C3061
0.01
R3050
OPEN
L3010
C3055
0.01
OPEN
C3043
C3036
0.01
ADDT11
C3058
0.0047
ADIN6
R3034 56
C3035
0.01
HDIN
R3009
220k
DYI0
CLK27SEL
C3064
0.1
ADDT08
C3045
OPEN
R3010
8.2k
TL3002
ADDT12
R3053
OPEN
C3033 0.01
T
C3015
OPEN
T
C3041
OPEN
R3061
OPEN
D3001
RB551V-30-X
R3035 56
ATFI
REG_1.7V
R3022 8.2k
C3039
0.01
C3010
1
CDRE
TL3006
C3062
0.01
C3022
0.01
VRB_ATF
AODAT
L3007
NQR0006-001X
REG_3.1V
R3031
10k
L3005
NQR0006-001X
XINT
R3042
OPEN
C3052
0.1
F/Z_MCK
R3029
220k
TL3004
102
NC
3
ADVIN1
194
ADAVD1
103
ADAVS1
278
ADVRL1
277
ADVRH1
4
ADVIN0
104
ADAVD0
196
ADAVS0
280
ADVRH0
195
ADVRL0
5
DAAOUT0
105
DAAVD0
279
DAAVS0
197
DAVREF0
6
DAVRO0
106
DAAOUT1
198
DAAVD1
282
DAAVS1
107
DAVREF1
7
DAVRO1
281
PLLAVD1
199
PLLAVS1
8
LPF41IN
108
LPF41OUT
109
PLLAVD2
200
PLLAVS2
283
PLLAVD3
201
PLLAVS3
9
LPF24IN
284
LPF24OUT
202
PLLAVD4
110
PLLAVS4
10
VCI4185
111
PLLAVD5
285
PLLAVS5
11
VCIAUD
286
PLLAVD6
203
PLLAVS6
112
NC
12
VDDI
113
VSS
204
VDDE
13
OSC24I
206
OSC24O
287
ADD_VSS
288
ADD_VDDE
14
VCXO12I
289
VCXO12O
114
ADD_VSS
15
VCC
18
VCXO11I
16
VCXO11O
115
ADD_VDDL
291
ADD_VSS
293
OSC11I
211
OSC11O
117
VCC
213
PWMAUDIO
17
VDDI
205
AIMCK
207
AIBCK
119
AILRCK
290
AIDAT0
208
AODAT0
209
VCC
118
ADD_VDDE
19
ADD_VSS
292
ADD_VDDE
120
VCC
116
KO
21
ADD_VDDL
210
ADD_VSS
294
ADD_VDDE
212
VCC
22
AYI0
23
AYI1
121
AYI2
122
AYI3
295
ACI0
123
ACI1
214
ACI2
125
ACI3
37
INHA
224
INVA
24
VCC
297
ADD_VSS
215
ADD_VDDE
140
ADIN11
43
ADIN10
141
ADIN9
44
ADIN8
142
ADIN7
45
ADIN6
143
ADIN5
46
ADIN4
144
ADIN3
47
ADIN2
146
ADIN1
49
ADIN0
28
AYO0
126
AYO1
296
AYO2
216
AYO3
29
AC00
127
ACO1
30
ACO2
299
ACO3
32
OUTHA
219
OUTVA
31
CLK27A
128
CLK27B
135
VDANA
298
ADD_VDDE
217
ADD_VSS
218
ADD_VDDL
129
PLLREF
300
PLLFB
131
ADD_VSS
34
ADD_VDDE
220
EXTDATA7
33
EXTDATA6
305
EXTDATA5
301
EXTDATA4
130
EXTDATA3
36
EXTDATA2
223
EXTDATA1
134
EXTDATA0
221
EXTACCESS
132
EXTREQ
35
EXTFRP
302
ADD_VDDE
303
ADD_VSS
304
VDDL
38
CLK54I
39
VDDP
136
VSSP
225
ADD_VDDL
40
ADD_VSS
306
ADD_VDDE
226
JTEST0
307
JTEST1
41
JTEST2
138
JTEST3
227
JTEST4
42
JTEST5
308
JTEST6
137
JTEST7
101
JTEST8
100
JTEST9
25
JTEST10
26
JTEST11
124
JTEST12
27
JTEST13
75
JTEST14
76
JTEST15
170
JTEST16
77
JTEST17
50
JTEST18
51
JTEST19
147
JTEST20
52
JTEST21
191
JTEST22
192
JTEST23
222
JTEST24
133
JTEST25
309
JTEST26
1
JTEST27
229
HDTG
310
VDTG
231
OBCP
232
ID
48
CLKI
233
PBLK
139
ADD_VSS
228
ADD_VDDE
313
VSS
230
ADD_VDDL
145
VSS
311
OJSEL
312
CCDSEL
234
TVSEL
314
PLLSEL
235
CLK27SEL
318
CPUBUSTYPE
236
VCC
2
VPD
20
PBI
148
PWR1
316
PWR2
53
PWR3
149
TTST
55
TBST
315
FRRES
237
VCC
54
ADD_VDDL
150
ADD_VSS
238
VCC
317
MTEST
56
TCK
239
TMS
152
TRST
240
TDI
57
TDO
153
VCC
320
ADD_VSS
319
ADD_VDDE
151
CLK24O
154
VCC
58
DSYO0
241
DSYO1
59
DSYO2
242
DSYO3
155
DSYO4
60
DSYO5
321
DSYO6
322
DSYO7
243
VCC
156
ADD_VSS
61
ADD_VDDE
244
DSCO0
157
DSCO1
324
DSCO2
323
DSCO3
62
DSCO4
245
DSCO5
158
DSCO6
63
DSCO7
64
ADD_VDDL
159
ADD_VSS
246
ADD_VDDE
65
DSYIO0
325
DSYIO1
328
DSYIO2
160
DSYIO3
247
DSYIO4
66
DSYIO5
161
DSYIO6
248
DSYIO7
327
ADD_VSS
67
ADD_VDDE
326
DSCIO0
162
DSCIO1
249
DSCIO2
68
DSCIO3
163
DSCIO4
250
DSCIO5
69
DSCIO6
329
DSCIO7
171
HDDSC
335
VDDSC
257
FLDDSC
78
CLKDSC
332
ADD_VDDE
164
ADD_VSS
252
ADD_VDDL
251
PHYAVS2
165
PHYAVD2
70
PHYTPB
71
PHYXTPB
166
PHYRO
330
PHYAVD3
253
PHYAVS3
331
PHYTPBIAS
72
PHYXTPA
167
PHYTPA
73
PHYAVD1
254
PHYAVS1
168
PHYVSA
333
PHYVDA
255
PHYFIL
74
PHYRF
169
PHYVSR
256
PHYVDR
172
ADD_VSS
334
VDDH
258
CLK4M5
79
CLK1M0
173
VDMDA
80
HDIRS
337
VDIRS
259
CLK27O
174
ADD_VDDE
336
VSS
81
BUS0
260
BUS1
175
BUS2
261
BUS3
82
BUS4
176
BUS5
339
BUS6
177
BUS7
84
BUS8
263
BUS9
BUS10
178
85
BUS11
341
BUS12
264
BUS13
179
BUS14
86
BUS15
83
ADD_VDDL
338
VSS
262
ADD_VDDE
340
VSS
186
WE
187
RE
95
AS
272
CS
342
CPUWAIT
268
CPUWAITLOGIC
269
SEPBUSCLK
182
ADD_VDDE
265
FRREF
180
TRKREF
343
SPA
184
HID
270
HSP
89
XINT
87
ADD_VSS
266
ADD_VDDL
88
HDCPU
267
VDCPU
90
FLDCPU
344
OMT
185
CLR
347
VSS
183
ADD_VDDE
181
PWM27O
91
OSC27O
346
VSS
92
OSC27I
345
ADD_VDDE
93
OSC4185O
271
ADD_VDDE
94
OSC4185I
348
VSS
351
ADD_VDDL
188
ADD_VDDE
273
ADD_VSS
96
CLK135O
189
PBCLKO
349
REFCLK
274
RECDATA
350
RECCLK
97
DISCRI
190
SBE
98
ADD_VSS
275
ADD_VDDE
99
ADD_VSS
276
ADD_VDDE
352
PBCLKI
193
RECCTL
AGC_OUT
T
C3005
10/6.3
R3040
2.4k
PBLK
R3059
R3013
3.3k
AIDAT/AIDAT2
CH
C3060
270p
MAIN_VCO
REC_CTL
R3038 5.1k
C3023
0.01
DSP_RST
T
C3007
10/6.3
C3006
1
TL3001
ADDT05
C3040
220p
C3037
0.33
L3011
NQR0006-001X
OPEN
C3004
1
R3003
OPEN
CLKI
T
C3001
10/6.3
REC_CLK
C3050
0.01
REF_CLK
TL3007
OUTV
DYO0
C3032
0.01
DCI1
HID
S_SHUT
ADDT04
ADDT02
IC3003
SN74AHC1G04K-X
OPEN
1
NC
2
IN
3
GND
4
OUT
5
VDD
C3008
1
CPOB
M_VCOCTL
OUTH
DCI2
DCO3
REG_2.5V
OSD_VD
C3069
0.01
CDAS
DCI0
C3030
33p
ADDT00
ADIN8
VREF_1.1
C3057
0.01
DCO1
DYI1
ADIN3
C3048
0.01
ADIN7
C3016
1
D3003
EC2C01C-TR-X
R3012 820
INH
C3019
0.01
REC_DATA
R3001
2.2k
FSPLLCTL
DCI3
C3065
0.01
DCO0
C3021
0.01
T
C3003
10/6.3
SPA
DYI2
ADDT07
TSR
T
C3013
10/6.3
C3028
8p
R3004
1k
PBVCOCTL
D3002
EC2C01C-TR-X
OMT
C3049
0.01
ADDT03
R3037 56
L3004
C3020
0.01
R3002
2.2k
R3027
C3066
0.01
C3026
0.1
C3012
OPEN
R3033
3.9k
X3001
NAX0480-001X
ADIN2
R3023 OPEN
T
C3011
10/6.3
R3028
R3005
10k
VRB_AGC
L3012
R3025
120
C3031
1000p
CDWE
R3066
10k
R3036 56
C3017
1
JCY0177-W
IC3002
8
AMPO
7
VCC
6
VCOCTL
5
RBIAS
4
VCOO
3
GND
2
AMP+
1
AMP-
R3030
10k
ID
C3068
0.01
ADDT10
C3038
OPEN
R3018
OPEN
TL3003
TL3005
R3058
R3011
3.3k
C3071 0.1
GND
C3034 0.01
L3002
NQR0006-001X
AIMCK
CPU_WAIT
SPA
ADIN0
ADDT13
DISCRI
C3002
1
ADDT01
C3067
0.01
DYO3
L3003
NQR0006-001X
FRP
VDIN
AIBCK
R3062
OPEN
DYO1
ADIN9
DSP_CS
C3072
0.1
R3006
2.2k
ADIN5
C3053
1000p
ADDT15
DYO2
INV
MVD
DYI3
AILRCK
C3051
47p
L3008
DCO2
C3046
0.22
REG_4.8V
R3032 3.9k
R3021 8.2k
R3024
C3056
0.01
R3007 1M
C3073
0.1
CLK27A
C3027
8p
ADDT06
R3014
820
C3025
0.01
C3063
0.01
TL3008
TL3009
TL3010
RA3003
10
1
2
3
4
8
7
6
5
RA3004
10
1
2
3
4
8
7
6
5
RA3002
10
1
2
3
4
8
7
6
5
RA3001
10
1
2
3
4
8
7
6
5
RA3011
10
1
2
3
4
8
7
6
5
R3090
0
R3091
OPEN
0
0
R3075
OPEN
NTSC
R3076
0
R3078
0
PAL
R3085 10
R3089 10
RA3012
10k
4
2
1
3
5
7
8
6
R3051
100
R3045 0
C3076
OPEN
TPB-
TPB+
TPA-
TPA+
TL3012
GND
TL3015
C3018
1
C3074
OPEN
TL3016
SBE
R3093
8.2k
R3092
0ǡ
R3094 56k
R3095 56k
D3005
DAN222-X
2
1
3
R3069 OPEN
CLK27B
HDIRS
VDIRS
C3077
OPEN
TVSEL
R3077
OPEN
IRIS_MCK
IC3001
JCY0205
OPEN
R3070 47
R3063 0
R3072 0
R3055 0
R3071 0
12u
_0.5%
_0.5%
R3056 68k
0
_0.5%
L3001
10u
R3043
0
R3060 1k
R3068 0
R3057 68k
_0.5%
10u
OPEN
R3054 0
0
2.2u
_0.5%
0
10u
0
R3064 0
R3073
R3074
VCO
CPUWAITLOGIC
TVSEL SW
MAIN(PARAGON)
10
y10501001a_rev0.1
TO CDS/TG
TO CDS/TG
TO MAIN IF(CN107)
TO REG
TO VIDEO
TO VIDEO
TO CPU,
VIDEO
TO CPU,
VIDEO
TO VIDEO
TO OP DRV
TO CPU
TO CPU
TO CPU
TO CPU
MAIN IF
(CN113)
TO CPU
TO MAIN IF(CN113)
TO MAIN IF(CN113)
TO AUDIO
TO MAIN IF(CN104)
PRE/REC
TO OP DRV
TO CPU
TO CPU
MAIN IF
(CN113)
MAIN(PARAGON) SCHEMATIC DIAGRAM
NOTES: 1. For the destination of each signal and further line connections that are cut off from this diagram, refer to "BOARD INTERCONNECTIONS".
2. The parts with marked ( ) is not used.

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the JVC GR-D247EK and is the answer not in the manual?

JVC GR-D247EK Specifications

General IconGeneral
BrandJVC
ModelGR-D247EK
CategoryCamcorder
LanguageEnglish

Related product manuals