EasyManua.ls Logo

Lexmark X940E - Page 309

Lexmark X940E
403 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Interfaces
8-7
Uses standard transistor-transistor logic (TTL) levels for all interface control
signals and input data. Interface conditions are based on TTL levels. All
printer outputs are totem-pole TTL devices. All printer input/output (I/O) are
devices with an internal pull-up resistor to 5 V. Rise and fall times of each
signal must be less than 1,500 nanoseconds (ns) without slope reversal.
Standard Protocol Data Transfer Sequence
The following illustration shows the typical data transfer sequence on the parallel
interface. See Table 8-1 for typical parallel interface timings on the parallel interface.
DATA1-8
STROBE*
BUSY
ACK*
ABC
D
E
F
G

Table of Contents

Other manuals for Lexmark X940E

Related product manuals