EasyManua.ls Logo

NXP Semiconductors KL25 Series - Page 7

NXP Semiconductors KL25 Series
807 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Section number Title Page
6.2.5 Debug resets.................................................................................................................................................133
6.3 Boot...............................................................................................................................................................................134
6.3.1 Boot sources.................................................................................................................................................134
6.3.2 FOPT boot options.......................................................................................................................................134
6.3.3 Boot sequence..............................................................................................................................................135
Chapter 7
Power Management
7.1 Introduction...................................................................................................................................................................137
7.2 Clocking Modes............................................................................................................................................................137
7.2.1 Partial Stop...................................................................................................................................................137
7.2.2 DMA Wakeup..............................................................................................................................................138
7.2.3 Compute Operation......................................................................................................................................139
7.2.4 Peripheral Doze............................................................................................................................................140
7.2.5 Clock Gating................................................................................................................................................141
7.3 Power modes.................................................................................................................................................................141
7.4 Entering and exiting power modes...............................................................................................................................143
7.5 Module Operation in Low Power Modes......................................................................................................................143
Chapter 8
Security
8.1 Introduction...................................................................................................................................................................149
8.2 Flash Security...............................................................................................................................................................149
8.3 Security Interactions with other Modules.....................................................................................................................149
8.3.1 Security Interactions with Debug.................................................................................................................150
Chapter 9
Debug
9.1 Introduction...................................................................................................................................................................151
9.2 Debug Port Pin Descriptions.........................................................................................................................................151
9.3 SWD status and control registers..................................................................................................................................152
9.3.1 MDM-AP Control Register..........................................................................................................................153
9.3.2 MDM-AP Status Register............................................................................................................................154
KL25 Sub-Family Reference Manual, Rev. 3, September 2012
Freescale Semiconductor, Inc. 7

Table of Contents

Related product manuals