EasyManua.ls Logo

NXP Semiconductors MPC5566 - Pad Configuration Register 121 (SIU_PCR121)

NXP Semiconductors MPC5566
1268 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
System Integration Unit (SIU)
MPC5566 Microcontroller Reference Manual, Rev. 2
Freescale Semiconductor 6-67
6.3.1.83 Pad Configuration Register 121 (SIU_PCR121)
The SIU_PCR121 register controls the function, direction, and electrical attributes of
ETPUA[7]_ETPUA[19]_GPIO[121]. Only the output channel of ETPUA[19] is connected. Both the input
and output channels of ETPUA[7] are connected.
Figure 6-84. ETPUA[7]_ETPUA[19]_GPIO[121]
Pad Configuration Register (SIU_PCR121)
Refer to Table 6-19 for bit field definitions. Table 6-83 lists the PA fields for
ETPUA[7]_ETPUA[19]_GPIO[121].
Address: Base + 0x0132 Access: R/W
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
R 0 0 0 0
PA OBE
1
1
The OBE bit must be set to 1 for ETPUA[7] and GPIO[121] when configured as outputs.
When configured as ETPUA[19], the OBE bit has no effect.
IBE
2
2
The IBE bit must be set to 1 for ETPUA[7], ETPUA[19], and GPIO[121] when configured as inputs.
When the pad is configured as an output, set the IBE bit to 1 to show the pin state in the GPDI register.
0 0
ODE HYS SRC WPE WPS
W
RESET: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 U
3
3
The weak pullup/down value at reset for ETPUA[7] and ETPUA[19] is determined by WKPCFG.
Table 6-83. PCR121 PA Field Definitions
PA Field Pin Function
0b00 GPIO[121]
0b01 ETPUA[7]
0b10 ETPUA[19]
0b11 ETPUA[7]

Table of Contents

Related product manuals