EasyManuals Logo

Onkyo DX-6930 User Manual

Onkyo DX-6930
23 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #4 background imageLoading...
Page #4 background image
DX-6930
DX-6930
DX-6920
DX-6920
CXA1372S
(Servo
Signal
Processor
)
YM3433(18
bits/8
times
Oversampling
Digital
Filter)
4
a
@)
(MORE
THAN
400xFs)
wco,
SHL
>
4
wn
a
z
z
i=]
z
oO
°
=
v
>
2
>
fe
Pu
SDSY
TT]
SHE
PN
|
sd
cuir
GENERATION
16]
SHR
=
15]
16718
rc
8
2]
Bco
>
:
2
aoe
8
BCI
i
Ts
DLO
>
Fahy
ACCUMULATOR
7
of
2S
a
ag]
~
[8853
vss
3
ra
e5|
3
ge
SHIFTER
S&P
ea
z3)
«|
32
ee]
jaew
44
8
nn
ae
-
_
voo
|
[g)
|
v2]
[53%
zp
l
oO
4
OromD
DRO
|
SO!
|
TEMPORARY
|
RAM
|
2
a
EE
ae
ee
ee
J
A
eS
Pe
ESRI
SS
NS
NSE
gf
SSE,
SESE
ASI
ARE
GRO
AS
d
Function
ST=L(1
DAC):L
channel
deglitch
signal
output.
ST=H(2
DACs):L
and
R
channels
deglitch
signal
output.
(Not
used.)
Connect
the
crysta!
oscillator
for
the
system
clock
to
these
|
-
|
Z
3
4
VDD2
signal
system.
5
6
7
PIN.
NO.}
SYMBOL
|
I’0
|}
DESCRIPTION
Peak
setting
input
of
phase
correction
of
focus
track-
FSET
a
This
terminal
is
flowed
the
current
so
that
the
focus
Capacitor
connection
terminal
for
time
constant
when
defect.
Window
comparator
input
terminal
for
ATSC
detec-
search,
tracking
jump.
and
sled
kick
height
is
decided.
tion.
terminals.
Focus
error
input
terminal.
Capacitor
connection
terminal
for
time
constant
when
detect.
The
sled
runaway
prevention
circuit
operates
at
the
Power
supply
terminal
for
crystal
oscillator
and
deglitch
low
level.
Mid-point
voltage
input
terminal.
Latch
input
from
microprocessor.
29
|X
DATA
ab
Serial
data
input
from
microprocessor.
31
|
xRST
|
1
|
;
; ;
32
|
C.OUT]
0
|
XO
XI
Po,
el
on
Bit
clock
input
terminal
of
input
data.
SDSY
Clock
input
terminal
to
show
the
input
timing
and
L/R
Ge
channels
partitioned
of
input
data.
Data
input
terminal.
Power
supply
terminal.(Connect
to
5V.)
ee
ST=L(]
DAC):L
and
R
channels
data
output
terminal.
|
10)
[DRO
ST=H(2
DAC):L
channel
data
output
terminal.
ll
Word
clock
output
terminal
for
output
data
DLO/DRO.
12
Bit
clock
output
terminal
for
output
data
DLO/DRO.
13
VSS
Ground
terminal.
14
1
DAC/2
DAC
selection
terminal.(]
DAC
at
low
level
and
2
DAC
at
high
level.)
15
16/18
Bit
number
selection
terminal.(16
bits
at
low
level
and
Connect
the
capacitor
between
pin
9
and
this
pin
when
the
high
frequency
gain
of
focus
servo
is
dropped.
Focus
servo
high
frequency
gain
changeover
input
ter-
and
SSTOP
to
according
command
from
microprocessor.
This
terminal
outputs
FZC,
Input
terminal
for the
low
frequency
boost
of
focus
35
Focus
drive
output
terminal.
Inversion
input
terminal
of
focus
amplifier.
Time
constant
terminal
to
make
the
focus
search
wave-
oe
seid
FOK
geover-
input
|
40
|cci
[0]
Defect
bottom
hold
output
terminal.
_
|
a1
foc2
|)
Defect
bottom
hold
input
terminal
from
CCI.
requenc
|
43
{cB
|
1
Defect
bottom
hold
capacitor
connection
terminal.
44
rcp.
|r
|
Mirror
hold
capacitor
connection
terminal.
_
45
eer
RF
summing
amplifier
input
terminal.
46
|
RFO
LO
|
RF
summing
amplifier
output
terminal.
|
48
|
Tzc
|
1)
Tracking
zero-cross
comparator
input
terminal.
B/S
a7
=
a)
ier)
=
°
9
3
B-)
J
o
°
3
°
c
=
ao]
c
-
-
:
="
=.
Inversion
input
terminal
of
tracking
amplifier.
No-inversion
input
terminal
of
sled
amplifier.
SLO
Sled(slide)
drive
output
terminal.
SL-
LT
|
Inversion
input
terminal
of
sled
amplifier.
18
bits
at
high
level.)
|
DAC(ST=L):R
channel
deglitch
signal
output.(Not
used.
)

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Onkyo DX-6930 and is the answer not in the manual?

Onkyo DX-6930 Specifications

General IconGeneral
BrandOnkyo
ModelDX-6930
CategoryCD Player
LanguageEnglish

Related product manuals