EasyManua.ls Logo

Sanyo DC-MP7500(BK)/(XE) - IC180 MX29 F004 TPC-70 (4 M-Bit CMOS Flash Memory)

Sanyo DC-MP7500(BK)/(XE)
30 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
- 18 -
IC BLOCK DIAGRAM & DESCRIPTION
16-bit
Timer/Counter
Time Base
Timer
Watchdog
Timer
TC1
System Controller
Standby Controller
Timing Generator
High frequ.
Low frequ.
Clock
Generator
TC2
Interrupt Controller
8-bit
Timer/Counter
Data Memory
(RAM)
Data Memory
(EEPROM)
Program
Counter
8bit
AD converter
P5 P0 P4
I/O ports
VAR EF
I/O ports (Segment output)
Segment outputCommon output
P3 P4 PD
P2
Program Memory
TC3 TC5
Serial
Interfaces
SIO1 SIO2
Register banks
Stack Pointer
Flags RBS
PSW
LOD Driver
ALU
VDD
VSS
VLC
RESET
BOOT
TEST
XIN
XOUT
MROM
BOOT
Inst. Register
Inst. Decoder
EEPROM
P9P6
P93/SEG12
to
P90/SEG15
COM3
to
COM0
P22
to
P20
P57 to P50
(AIN7) to (AIN0)
P07
to
P00
P17
to
P10
P36
to
P30
P47
to
P40
PD2
to
PD0
SEG11
to
SEG0
P87/SEG32
to
P80/SEG39
P77/SEG24
to
P70/SEG31
P67/SEG16
to
P60/SEG23
P7 P8
IC651 TMP87EP26F-4K76 (Micro Controller)
CE
OE
WE
CONTROL
INPUT
LOGIC
PRPGRA/ERASE
HIGH VOLTAGE
WRITE
STAT E
MACHINE
(WSM)
A0~A18
ADDRESS
LATCH
AND
BUFFER
MX29F004T/B
FLASH
ARRAY
Y- PASS GATE
X-DECODER Y-DECODER
ARRAY
SOURCE
HV
STAT E
REGISTER
COMMAND
DATA
DECODER
SENSE
AMPLIFIER
PGM
DATA
HV
PROGRAM
DATA LATCH
COMMAND
DATA LATCH
Q0~Q7
I/O BUFFER
PIN CONFIGURATIONS
32PDIP
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
VCC
WE
A17
A14
A13
A8
A9
A11
OE
A10
CE
Q7
Q6
Q5
Q4
Q3
A18
A16
A15
A12
A7
A6
A5
A4
A3
A2
A1
A0
Q0
Q1
Q2
GND
MX29F004T/B
PIN DESCRIPTION
SYMBOL
PIN NAME
A0~A18 Address Input
Q0~Q7 Data Input/Output
CE Chip Enable Input
WE Write Enable Input
OE Output Enable Input
VCC Single Power Supply Pin (+5V)
GND Ground Pin
IC180 MX29F004TPC-70 (4M-Bit CMOS Flash Memory)

Related product manuals