+ 32.V (UNREG)
TO M AIN MODULE
CHOPPED
B l a n k in g
TO CRSOfe
d i a g <§>
+5V
BEAM FINDER .
FROM S 50 0
DIAG < p
A1 INTERFACE (PARTIAL) .......................................... BACK OF A2 BLOCK DIAG
A1 INTERFACE (PARTIAL) .......................................... BACK OF B2 BLOCK DIAG
A20 VERTICAL (LATE) .................................................. BACK OF DIAGRAM 2
A20 VERTICAL (E A R L Y )................................................ BACK OF DIAG RAM 3
A10 TR IG G ER.................................................................... BACKOFDIAG R AM 4
A l l S W EEP....................................................................... BACK OF DIAGRAM 5
A12 HORIZONTAL .......................................................... BACK OF DIAGRAM S
A13 A TIMING .................................................................. BACK OF DIAGRAM 6
A 1 4B TIM ING .................................................................. BACK OF DIAGRAM 6
VERTICAL
J4-
A B
14
13
12.
• INTERFACE CONNECTORS •
HORIZONTAL
J 2
A B
ALT TRACE
SYNC. PULSE
+ T R I
6
VIEW
POWER
-T R IG VIEW
POWER
- SWEEP OUT 4
TO Q232
d ia g <£>
+■ SWEEP OUT<*
TO Q27<4
DIAG
. 'a' o r ‘b * g a t e
TO C R3 S I, CR.3S2.
OlAG <2>
. B E A M FINDER
FROM S5O0
d i a g <a>
- x -y TO
J 4 - B I
• LIN E TR IG GER
FR O M R772.
■ +R5V
FROM R 565
DIAG
. U NBLANKING
TO R50G
I AG <§>
NORM TRIGG ER
T
- - - - - - - - - - - - - - - - - - - - - - - -
7 7
1 ' + T R IG V IE W
•7
7
SIGNAL
T
G <D
__
^ v _
| ' - T R IG V IE W
fe
|
s i g n a l
- V ^ fc- — .
C H I X SIGN A L
CH 1 TRIGGER
CH Z TRIGGER
- +RSV
FROM R.58S
OlAG<§>
* in t e n s it y
FROM R5GGA
D IA G <|>
VOLTAGE CONDITIONS
V o lta ge s s h ow n o n th is s ch e m a tic dia g ra m w e re m e a s u re d w ith a T E K T R O N IX D M 501 D ig ita l M u ltim e te r.
V olta g e m e a s u re m e nts c a n v a ry a s m u c h as ±20 % . N o s ig n a ls w e re a p plie d to th e V ertic a l o r H o riz o nta l m od u le .
SEE PARTS LIST FOR
SEMICONDUCTOR TYPES.
POWER SUPPLY 4 INTERFACE CONNECTORS
<3>