EasyManua.ls Logo

THOMSON DPL950VD - Page 4

THOMSON DPL950VD
28 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
5
ASMP1002
6 First issue 01 / 04
1
2
3
4
5
6
7
8
9
10 11
12
13
14
15
16
17
18
19
20
1
2
3
4
5
6
7
8
9
1011
12
13
14
15
16
17
18
19
20
1
2
3
4
5
6
7
8
9
1011
12
13
14
15
16
17
18
19
20
1
2
3
4
5
6
7
8
9
1011
12
13
14
15
16
17
18
19
20
12345678910
1234567891011121314
1
2
3
45
6
7
8
1
2
3
45
6
7
8
1
2
3
4
5
6
7
1234567
123
4567
1
2
3
12345678910111213
1
2
3
4
5
6
7
8
9
10
11
12
13
1415
16
17
18
19
20
21
22
23
24
25
26
27
28
GPIO(01:08)
74VHC244
74HCT57374HCT573
74HCT245
74HCT245
IN4148
RB501V-40
1N4148
IN4148
IN4148
IN4148
IN4148
KTA1504
DTC323
DTC323
DTC323
DTC3233
DTC323
DTC323
KTC3875
FAN8082
FAN8082
KRA102S
CS8415A
SUB_RST
SUB_RST
KEY_SCAN6
KEY_SCAN6
KEY_SCAN6
P_CON
LED_STANDBY
LED_STANDBY
TRAY_IN
IN_DATA
IN_BCK
IN_LRCK
+12V_AUD
TUNER_R
I2C_CLK
13.5M
RDS_CLK
DIGITAL_A_IN_MUX
TRAY_SENSE
TRAY_SENSE
TRAY_SENSE
HEADPHONE_DET
HEADPHONE_DET
PLL_CE
SERIAL_CLK
SERIAL_DAT
+5VD_AUD
TUNED
TUNED
MUTE_DMIX
PROG_FPGA
A_IN_MUX_CNTL1_OUT
A_IN_MUX_CNTL1_OUT
SCART_CNTL1_OUT
SCART_CNTL1_OUT
V_MUX_CNTL1_OUT
V_MUX_CNTL1_OUT
V_MUX_CNTL2_OUT
V_MUX_CNTL2_OUT
V_MUX_CNTL3_OUT
V_MUX_CNTL3_OUT
A_IN_MUX_CNTL2_OUT
A_IN_MUX_CNTL2_OUT
OUT574OE
RDS_DAT
TUNER_L
AMP_POW_FAIL
AMP_POW_FAIL
DOOR_OUT
SPDIF_IN
VFD_DRV_CS_OUT
OUT574CK2
MUTE_PHONE
+5VD_FRONT
+5VD_FRONT
+5VD_FRONT
+5VD_FRONT
OUT574CK1
RMC
RMC
ENCODER_B
ENCODER_A
DOOR_SNS_CLS
DOOR_SNS_CLS
KEY_SCAN_IN1
KEY_SCAN_IN1
KEY_SCAN7
KEY_SCAN7
KEY_SCAN7
-27V -27V
KEY_SCAN2
KEY_SCAN2
KEY_SCAN2
KEY_SCAN2
KEY_SCAN2
KEY_SCAN2
KEY_SCAN3
KEY_SCAN3
KEY_SCAN3
KEY_SCAN3
KEY_SCAN3
KEY_SCAN3
KEY_SCAN1
KEY_SCAN1
KEY_SCAN1
KEY_SCAN1
KEY_SCAN1
KEY_SCAN1
DOOR_M-
DOOR_SNS_OPEN
DOOR_SNS_OPEN
DOOR_IN
AGND
VFD_CS
I2C_DAT
IN245G
IN245G
VF1 VF1
KEY_SCAN5
KEY_SCAN5
KEY_SCAN5
KEY_SCAN5
KEY_SCAN5
KEY_SCAN5
GPIO04
GPIO04
GPIO04
GPIO04
KEY_SCAN4
KEY_SCAN4
KEY_SCAN4
KEY_SCAN4
KEY_SCAN4
KEY_SCAN4
GPIO03
GPIO03
GPIO03
GPIO03
GPIO02
GPIO02
GPIO02
GPIO02
VF2 VF2
GPIO08
GPIO08
GPIO08
GPIO08
GPIO07
GPIO07
GPIO07
GPIO07
TRAY_M+
+9VM
L_+12VM
GPIO06
GPIO06
GPIO06
GPIO06
OUT245G
OUT245G
PD1_DAMP
TRAY_OUT
MDGND
TRAY_M-
PD2_DAMP
GPIO01
GPIO01
GPIO01
GPIO01
GPIO05
GPIO05
GPIO05
GPIO05
DA_LRCK
VFD_DAT_IN
FRONT_DGND
FRONT_DGND
FRONT_DGND
DOOR_M+
VFD_CLK
VFD_DAT_OUT
VFD_KEY_IN
DAT_FPGA
KEY_SCAN_IN2
KEY_SCAN_IN2
CCLK_FPGA
CS5333_DATA
+3.3V
DAMP_RST
CHGND
8415_DGND
8415_DGND
8415_DGND
RERR
NVERR
PLL_DAT_IN
SCART_CNTL2_OUT
SCART_CNTL2_OUT
DA_BCK
+5VD
+5VD
+5VD
+5VD +5VD
+5VD
+5VD
+5VD
RTDVD101 ONLY
TO FRONT BOARD
KEY_SCAN (1:7)
U30
U12
U11
U6
U16
L3
LC10 LC7
D12
D21
D20
D18
D19
D30
D31
D32
D33
C99
C196
C197
C98
Q4
Q17
Q16
Q6
Q15
Q5
Q18
Q3
CON12
U13
U14
CON10
C114
C134
C131
C31
C83
C160
C79
C135
C112
C115
R189
R188
R76
R75
R142
R185
R186
R297
R24
R31
R46
R193
R258
R262
R263
R264
R265
R192
R277
R278
R16
R69
R280
R279
R220
R219
R251
R250
R246
R245
R218
R197
R198
R221
Q19
R173
R167
R67
R66
R65
R62
R61
R166
R233
R165
R68
R174
R63
R64
R187
R84
R85
R86
R88
R87
R91
RA08
R90
RA07
R89
RA06
R92
R93
R94
RA05
RA09
R190
R194
R191
C133
C132
C124
C118
C119
C159
C78
C80
C109
C110
C117
C123
C145
C116
C113
C82
CON3
U27
R199
C200
C202
C201
R314
R315
C193
C194
C195
C198
C205
OE1
O0
O3
I5
Vcc
O4
I2
O7
OE2
I4
O1
O2
I6
I7GND
I3
O6
O5
I1
I0
CP
OE
O1
O2
O3
O5
O6
O7
V0
VCC
O4
GND
D7
D6
D5
D4
D3
D2
D1
D0
CP
OE
O1
O2
O3
O5
O6
O7
V0
VCC
O4
GND
D7
D6
D5
D4
D3
D2
D1
D0
CP
OE
O1
O2
O3
O5
O6
O7
V0
VCC
O4
GND
D7
D6
D5
D4
D3
D2
D1
D0
CP
OE
O1
O2
O3
O5
O6
O7
V0
VCC
O4
GND
D7
D6
D5
D4
D3
D2
D1
D0
10uH
22UH
22UH
5.6V
5.6V
FRONT_DGND
DGND
DGND
CHGND
L_MGND
L_MGND
DGND
FRONT_DGND
DGND
L_MGND
L_MGND
L_MGND
L_MGND
DGND
CHGND
DGND
DGND
100P
100nF
100nF
100P
Vin2
SVcc
PVcc
Vo2
Vin1
Vctl
Vo1
GND
Vin2
SVcc
PVcc
Vo2
Vin1
Vctl
Vo1
GND
10uF
3.3uF3.3uF
10uF
10uF
100uF
10uF
100uF
1uF
100uF
33
47K
10K
10K
910R
33R
33R
10k
33R
33R
33R
100R
100R
100R
100R
100R
100R
100R
10k
10k
10k
10k
33R
33R
100
100
2.2
2.2
470
470
100
1K
1K
100
COL
BASE
EMIT
22
22
470
470
10K
68K
5.6K
5.6K
10K
1.8K
10K
47K
100K
10K
33R
10k
10k
10k
10k
10k
10k
10k
10k
10k
10k
10k
10k
10k
10k
10k
10k
33
33
33
100nF
100nF
10nF
10nF
10nF
100nF
10nF
10nF
100nF
100nF
100nF
10nF
10nF
100nF
10nF
10nF
FRONT_DGND
AD2
AD0
RXP1
RXP2
RXP3RXP4
INT
U
CMCK
VL+
RXP5
RXP6
AD1
SDL SDA
RERR
OLRCK
OSCLK
S
H/
DGND
SDOUT
VA+
RST
RMCK
FILT
AGND
RXN
RXP
39k
MDGND
100nF
100nF
100nF
DGND
DGND
1k
1k
1nF
1nF
1nF
220uF
470uF
MDGND
MOTOR CONTROL UNIT
CON2
TOUCH_KEY
CON7
CON14
1
2
3
4
5
6
7
8
9
1011
12
13
14
15
16
17
18
19
20
FRONT BD (R) (CON14A)
FRONT BD (CON7A)
FRONT BD (CON10A)
FRONT BD (CON2A)
FRONT BD (CON12A)
TO TUNER BD
MPEG BOARD SCHEMATIC DIAGRAM - SCHEMA DE LA PLATINE MPEG - SCHALTBILD MPEG - SCHEMA DELLA PIASTRA MPEG - ESQUEMA DE LA PLATINA MPEG (2/3)