EasyManua.ls Logo

Akai PDP4225M - Page 42

Akai PDP4225M
77 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
ANALOG
DEVICES Analog/HDMI Dual Display Interface
Preliminary Datasheet
_____
3/26/2004 AD9880
FEA TU RES
Analog/HDMI Dual Interface
Supports High-Bandwidth Digital Content Protection
RGB to YCbCr two-way color conversion
Automated clamping level adjustment
1.8/3.3V Power Supply
100-pin LQFP Pb-Free Package
RGB and YCbCr Output Formats
Analog Interface
8-bit Triple Analog to Digital Converters
150 MSPS Maximum Conversion Rate
Macrovision Detection
2:1 Input Mux
Full Sync Processing
Sync Detect for Hot Plugging
Mid-Scale Clamping
Digital Video Interface
HDMI 1.0, DVI 1.0
150 MHz HDMI Receiver
Supports High-Bandwidth Digital Content Protection
(HDCP 1.1)
Digital Audio Interface
HDMI 1.0 compatible audio interface
S/PDIF (IEC90658 compatible) digital audio output
Multi-channel I2S audio output (up to 8 channels)
APPLICATIONS
Advanced TV
HDTV
Projectors
LCD Monitor
GENERAL DESCRIPTION
The AD9880 offers designers the flexibility of an analog interface
and High-Definition Multimedia Interface (HDMI) receiver
integrated on a single chip. Also included is support for High
bandwidth Digital Content Protection (HDCP).
Analog Interface
The AD9880 is a complete 8-bit 150 MSPS monolithic analog
interface optimized for capturing Component Video (YPbPr) and
RGB graphics signals. Its 150 MSPS encode rate capability and
full power analog bandwidth of 300 MHz supports all HDTV
formats (up to 1080p) and FPD resolutions up to SXGA (1280 x
1024 at 75 Hz).
The analog interface includes a 150 MHz triple ADC with
internal 1.25 V reference, a Phase Locked Loop (PLL), and
programmable gain, offset, and clamp control. The user provides
only 1.8V and 3.3V power supply, analog input, and Hsync.
Three-state CMOS outputs may be powered from 1.8V to 3.3V.
The AD9880s on-chip PLL generates a pixel clock from Hsync.
Pixel clock output frequencies range from 12 MHz to 150 MHz.
FUNCTIONAL BLO CK DIAGRAM
PLL clock jitter is typically less than 500 ps p-p at 150 MHz. The
AD9880 also offers full sync processing for composite sync and
Sync-on-Green (SOG) applications.
Digital Interface
The AD9880 contains a HDMI 1.0 compatible receiver and
supports all HDTV formats (up to 1080p) and display resolutions
up to SXGA (1280 x 1024 at 75 Hz). The receiver features an
intra-pair skew tolerance of up to one full clock cycle. With the
inclusion of HDCP, displays may now receive encrypted video
content. The AD9880 allows for authentication of a video receiver,
decryption of encoded data at the receiver, and renewability of that
authentication during transmission as specified by the HDCP 1.1
protocol.
Fabricated in an advanced CMOS process, the AD9880 is provided
in a space-saving 100-lead LQFP surface-mount plastic package
and is specified over the 0 °C to 70 °C temperature range.
AD9880 Preliminary Technical Information
Inform ation furn ished by An alog Devices is believed to be ac curate and reliable.
How ever, no resp onsibility is assumed by A n alog Devices fo r its use, nor fo r any
infringem ents o f pate n ts or other rights of third parties which m ay resu lt from its
use. N o license is g ranted by im plication or oth erw is e unde r a ny patent or p atent
rig hts of Analo g Devices.
© Analog Devices, Inc., 2004
One T echno lo gy W ay, P.O Box 9106, N orw ood, M A 02062-9106, USA
Tel: 617/329-4700 Fax: 6 17-32 6-8 703
38/73

Related product manuals