Akai VS-X9EGN - Page 53

| 7
|
|
Ri 4.7k
Vu
PICTURE
SOFT
TRACKING
ALSV
STILL
[.
a 3 &
CECA ee
PIO5
TO MAIN PCB
VRi VR2 VR3
tok(8) 100k(B) S00k( 8)
PICTURE TRACKING STILL_ TRACKING
m
{|
TRACKING
J604
GND
DIO,1/04
STB
any
oa
Ny Bila
ae
DI1,1/03
DI2,1/02
DI3,1/01
OPEN
DATA
TO VIDEO PCB
P502
CT O,00I1(K)
C2 6.8P(K)
Cl 6.8P(K)
4.194304MC
{8 | Gno AVgg
Ww +7 | REGSV 7 AVR-
b je] reset Ja AVec
h> [5] sc zy A6,KOT2
i
14
|
sors
ga
AS
,KOT3
s
13
|
a/v
S
AO,
KOTO
k |2| p.cown | Al KOT]
f »>———['] sivso A2
A3
a4
a7
KIN3
KIN2
KINI
KINO
VPS AUTO
RT
MEMO 1
MEMO 2
PRESET
‘NORMAL
cl
T. MUTE
TO MAIN PCB
P2ol
Aa}
‘BAND IT
"BAND 2
OPEN
Vec
DAVN
NC (EI)
SW KE]
SW KE2
MESECAM D/K
02 to ll BG5525S
Tl
i
g
D.
:
B
PAL
NTSC 3.58
VOLTAGE MEASURED ON PLAY MODE.
f
SECAM 0/K
IN K2
PAL I
OUT KO
IN KI
IN K3
NTSC 3.58
AUTO
TO MAIN PCB
P301
B/G,0/K SW
PAL B/G
MESECAM B/G
NTSC 4.43
SECAM B/G
TO MAIN PCB
P302
AUT
NOTE
UNLESS OTHERWISE SPECIFIED
ALL RESISTORS IN OHMS !/6W(J)
ALL CAPACITORS IN
S-X9EGN
PERAT ION
V
e)
SCHEMATIC _D
no.7-3 8BfO409A
MB88551-256N [OPERATION CPU (C-MOS 8K) ]
|
7
Remarks
Serial data input from Syscon CPU
Speed mode input L:SP, H:SP/SLP
NC
Speed selector input L:SLP, H:SP
Data IN/OUT,
Connect D/A converter, NVRAM
NC
A/D converter ground
A/D converter minus ref.
A/D converter Vcc
voltage
NVRAM address output/
key scan pulse output
NVRAM address output
Key scan input
nc
NVRAM Recall L:Recall, H:don't care
>
if MEMO: LED control L:bit
PRESET, BAND SELECT
SLIDE switch input
(low active)
NC
+B
NC
NC
Scan pulse output
PAUSE LED control
:ON, H:OFF
prunes band out
Tuner ON/OFF control
Black picture control
:ON, H:OFF
:VIDEO, H:Black picture
:ON, H:OFF
:OFF,H:0N
Tuner
Tuner
oe
AFC control
mute control
p>? Segment LED control
2
NC
EXT X'tal terminal
System reset input
Inverted oscillater output
Control data output for IMs IC
NC
Serial clock output
Remote control input
-NC ;
Power down detector input
NC
NC
Ground
NC
NC
Serial data output, connect syscon CPU
Clock signal output connect syscon CPU
D/A converter control clock output
NVRAM store control L:Store, H:don't care
IMS IC data store output
NVRAM chip select L:Select, H:don't care
NVRAM write enable L:Write, H:Read
L:Power down H:don't care
uF 50 WV{J)
|AGRAM
i i sr -TCE=X
SS See TRE <r NU a: em |e etree UT genera) (am | em] [NNN CaS
13