EasyManua.ls Logo

Asus P5P43TD PRO - Page 50

Asus P5P43TD PRO
62 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
2-12 Chapter 2: BIOS information
3rd Information: 27-7-1-10-10
WRITE to PRE Delay [Auto]
READ to PRE Delay [Auto]
Conguration options: [Auto] [1 DRAM Clocks] [2 DRAM Clocks] [3 DRAM Clocks] [4
DRAM Clocks] [5 DRAM Clocks] [6 DRAM Clocks] [7 DRAM Clocks] [8 DRAM Clocks]
[9 DRAM Clocks] [10 DRAM Clocks] [11 DRAM Clocks] [12 DRAM Clocks] [13 DRAM
Clocks] [14 DRAM Clocks] [15 DRAM Clocks]
PRE to PRE Delay [Auto]
Conguration options: [Auto] [1 DRAM Clocks] [2 DRAM Clocks] [3 DRAM Clocks]
ALL PRE to ACT Delay [Auto]
ALL PRE to REF Delay [Auto]
Conguration options: [Auto] [1 DRAM Clocks] [2 DRAM Clocks] [3 DRAM Clocks] [4
DRAM Clocks] [5 DRAM Clocks] [6 DRAM Clocks] [7 DRAM Clocks] [8 DRAM Clocks]
[9 DRAM Clocks] [10 DRAM Clocks] [11 DRAM Clocks] [12 DRAM Clocks] [13 DRAM
Clocks] [14 DRAM Clocks] [15 DRAM Clocks]
DRAM Static Read Control [Auto]
Conguration options: [Auto] [Disabled] [Enabled]
DRAM Dynamic Write Control [Auto]
Conguration options: [Auto] [Disabled] [Enabled]
DRAM Read Training [Auto]
Conguration options: [Auto] [Disabled] [Enabled]
DRAM Write Training [Auto]
Conguration options: [Auto] [Disabled] [Enabled]
MEM. OC Charger [Auto]
Conguration options: [Auto] [Disabled] [Enabled]
Ai Clock Twister [Auto]
Allows you to set the DRAM performance. Conguration options: [Auto] [Lighter] [Light]
[Moderatet] [Strong] [Stronger]
Ai Transaction Booster [Auto]
Allows you to set the system performance. Conguration options: [Auto] [Manual]
The following items appear only when you set the Ai Transaction Booster item to [Auto]
C/P : A1 A2
LVL : 08 08
Common Performance Level [05]
Set this item to a higher level for better compatiility or a lower level for better
performance. Use the <+> and <-> keys to adjust the value.
Pull-In of CHA/CHB PH1/2 [Disabled]
Set this item to [Enabled] to apply enhancement on DRAM Channel A and B, Phase
1 and 2. The number of phases is determined by DRAM frequency and FSB strap.
Conguration options: [Disabled] [Enabled]

Table of Contents

Related product manuals