Asus ROG STRIX Z490-H GAMING - Page 24

24
ROG STRIX Z490-H GAMING BIOS Manual
DIMM RON Training*
Configuration options: [Auto] [Enabled] [Disabled]
Write Drive Strength/Equalization 2D*
Configuration options: [Enabled] [Disabled]
Write Slew Rate Training*
Configuration options: [Enabled] [Disabled]
Read ODT Training*
Configuration options: [Enabled] [Disabled]
Read Equalization Training*
Configuration options: [Enabled] [Disabled]
Read Amplifier Training*
Configuration options: [Enabled] [Disabled]
Write Timing Centering 2D
Configuration options: [Enabled] [Disabled]
Read Timing Centering 2D
Configuration options: [Enabled] [Disabled]
Command Voltage Centering
Configuration options: [Enabled] [Disabled]
Write Voltage Centering 2D
Configuration options: [Enabled] [Disabled]
Read Voltage Centering 2D
Configuration options: [Auto] [Enabled] [Disabled]
Late Command Training
Configuration options: [Auto] [Enabled] [Disabled]
Round Trip Latency
Configuration options: [Auto] [Enabled] [Disabled]
Turn Around Timing Training
Configuration options: [Enabled] [Disabled]
Rank Margin Tool
Configuration options: [Auto] [Enabled] [Disabled]
Margin Check Limit
Checks Margin to Limit to see if next boot memory needs to be retrained.
Configuration options: [Disabled] [L1] [L2] [Both]
The following item appears only when Margin Check Limit is set to [L2] or [Both].
Margin Limit Check L2
L2 check threshold is scale of L1 check.
Configuration options: [1] - [300]
Memory Test
Configuration options: [Enabled] [Disabled]