80 APx PDM 16 Input Module for B Series: Specifications
PDM 16
PDM Input Jitter Tolerance
Sine wave jitter, bit clock rates from 128kHz
to 24.576 MHz
<= 3.5 UI (sub-
ject to 1591ns
max jitter limit)
UI
2
Notes to Specifications
1. System specification including contributions from both generator and analyzer subject to the following condition: Bit Clock 192 kHz.
2. For PDM, the Unit Interval (UI) is defined as 1/fb, where fb is the bitclock rate in hertz.
Parameter Symbol Test Conditions Min Type Max Unit