EasyManua.ls Logo

Bluetrum Technology AB53 Series - Interrupts Special Registers

Default Icon
33 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
2Interrupts 8
Copyright © 2018, www. bluetrum.com. All Rights Reserved
8
Interrupt
number
Address
Description
30
0x260
31
0x270
2.1 Interrupts Special Registers
Register 2-1PICCON: Peripheral interrupt control Register
Bit
Name
Mode
Default
Description
31:17
-
-
-
Unused
16
GIEM
WR
1
Global interrupt enable mask bit
0: disable interrupt
1: enable interrupt
15:8
-
-
-
Unused
7:3
-
-
-
Unused
2
HPINTEN
WR
0
High priority interrupt enable bit
0: disable
1: enable
1
LPINTEN
WR
0
Low priority interrupt enable bit
0: disable
1: enable
0
GIE
WR
0
Global interrupt enable bit
0: disable interrupt
1: enable interrupt
Register 2-2PICCONSET: Peripheral interrupt control set Register
Bit
Name
Mode
Default
Description
31:17
-
-
-
Unused
16
GIEM
W
0
Write 1 enable Global interrupt enable mask
15:8
-
-
-
Unused
7:3
-
-
-
Unused
2
HPINTEN
W
0
Write 1 enable High priority interrupt
1
LPINTEN
W
0
Write 1 enable Low priority interrupt
0
GIE
W
0
Write 1 enable Global interrupt
Register 2-3PICCONCLR: Peripheral interrupt control clear Register
Bit
Name
Mode
Default
Description
31:17
-
-
-
Unused
16
GIEMDIS
W
0
Write 1 disable Global interrupt enable mask
15:8
-
-
-
Unused
7:3
-
-
-
Unused
2
HPINTDIS
W
0
Write 1 disable High priority interrupt
1
LPINTDIS
W
0
Write 1 disable Low priority interrupt
0
GIEDIS
W
0
Write 1 disable Global interrupt
Register 2-4PICEN: Peripheral interrupt enable Register
Bit
Name
Mode
Default
Description
31:0
IntEN
WR
0x0
Interrupt 31 to 0 enable bit
0: disable
1: enable
Register 2-5PICENSET: Peripheral interrupt enable set Register
Bit
Name
Mode
Default
Description
31:0
IntEN
W
0x0
Write 1 enable Interrupt 31 to 0
Register 2-6PICENCLR: Peripheral interrupt enable clear Register