Need help?Do you have a question about the Infineon Technologies TriCore Compiler and is the answer not in the manual?
Overview of TriCore pipeline models for instruction scheduling and performance.
Introduction to Single Instruction Multiple Data (SIMD) optimization for DSP algorithms.
Explains data dependencies and their role in extracting parallelism for optimization.
Focuses on detecting and optimizing reduction loops for packed arithmetic.
Discusses the need for DSP language support and extensions to C.
Overview of TriCore pipeline models for instruction scheduling and performance.
Introduction to Single Instruction Multiple Data (SIMD) optimization for DSP algorithms.
Explains data dependencies and their role in extracting parallelism for optimization.
Focuses on detecting and optimizing reduction loops for packed arithmetic.
Discusses the need for DSP language support and extensions to C.
General| Target Architecture | TriCore |
|---|---|
| Supported Languages | C, C++ |
| Optimization Levels | O0, O1, O2, O3 |
| Debugging Support | Yes, including breakpoints, watchpoints |
| IDE Integration | Eclipse-based IDE |
To Next Page