EasyManuals Logo

Intel E6600 - Core 2 Duo Dual-Core Processor User Manual

Intel E6600 - Core 2 Duo Dual-Core Processor
71 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #27 background imageLoading...
Page #27 background image
Errata
Intel
®
Core™2 Extreme Processor X6800 and
Intel
®
Core™2 Duo Desktop Processor E6000 and E4000 Sequence 27
Specification Update
Status: For the steppings affected, see the Summary Tables of Changes.
AI13. Count Value for Performance-Monitoring Counter PMH_PAGE_WALK
May be Incorrect
Problem: Performance-Monitoring Counter PMH_PAGE_WALK is used to count the
number of page walks resulting from Data Translation Look-Aside Buffer
(DTLB) and Instruction Translation Look-Aside (ITLB) misses. Under certain
conditions, this counter may be incorrect.
Implication: There may be small errors in the accuracy of the counter.
Workaround: None identified.
Status: For the steppings affected, see the Summary Tables of Changes.
AI14. LER MSRs May be Incorrectly Updated
Problem: The LER (Last Exception Record) MSRs, MSR_LER_FROM_LIP
(1DDH) and MSR_LER_TO_LIP (1DEH) may contain incorrect values after any
of the following:
Either STPCLK#, NMI (NonMaskable Interrupt) or external interrupts
CMP or TEST instructions with an uncacheable memory operand followed by a
conditional jump
STI/POP SS/MOV SS instructions followed by CMP or TEST instructions
and then by a conditional jump
Implication: When the conditions for this erratum occur, the value of the LER MSRs may
be incorrectly updated.
Workaround: None identified.
Status: For the steppings affected, see the Summary Tables of Changes.
AI15. Performance Monitoring Events for Retired Instructions (C0H) May
Not Be Accurate
Problem: The INST_RETIRED performance monitor may miscount retired instructions
as follows:
Repeat string and repeat I/O operations are not counted when a hardware
interrupt is received during or after the last iteration of the repeat flow.
VMLAUNCH and VMRESUME instructions are not counted.
HLT and MWAIT instructions are not counted. The following instructions, if
executed during HLT or MWAIT events, are also not counted:
a) RSM from a C-state SMI during an MWAIT instruction.
b) RSM from an SMI during a HLT instruction.

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel E6600 - Core 2 Duo Dual-Core Processor and is the answer not in the manual?

Intel E6600 - Core 2 Duo Dual-Core Processor Specifications

General IconGeneral
Processor NumberE6600
Number of Cores2
Threads2
Clock Speed2.4 GHz
L2 Cache4 MB
Bus Speed1066 MHz
TDP65 W
SocketLGA 775
Lithography65 nm
Max Operating Temperature60.1°C
Instruction Set64-bit
Release DateQ3'06
Virtualization TechnologyVT-x

Related product manuals