EasyManuals Logo

Intel E6600 - Core 2 Duo Dual-Core Processor User Manual

Intel E6600 - Core 2 Duo Dual-Core Processor
71 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #38 background imageLoading...
Page #38 background image
Errata
38 Intel
®
Core™2 Extreme Processor X6800 and
Intel
®
Core™2 Duo Desktop Processor E6000 and E4000 Sequence
Specification Update
Workaround: None identified.
Status: For the steppings affected, see the Summary Tables of Changes.
AI43. Concurrent Multi-processor Writes to Non-dirty Page May Result in
Unpredictable Behavior
Problem: When a logical processor writes to a non-dirty page, and another logical-
processor either writes to the same non-dirty page or explicitly sets the dirty
bit in the corresponding page table entry, complex interaction with internal
processor activity may cause unpredictable system behavior.
Implication: This erratum may result in unpredictable system behavior and hang.
Workaround: It is possible for BIOS to contain a workaround for this erratum.
Status: For the steppings affected, see the Summary Tables of Changes.
AI44. Performance Monitor IDLE_DURING_DIV (18h) Count May Not be
Accurate
Problem: Performance monitoring events that count the number of cycles the divider is
busy and no other execution unit operation or load operation is in progress
may not be accurate.
Implication: The counter may reflect a value higher or lower than the actual number of
events.
Workaround: None identified.
Status: For the steppings affected, see the Summary Tables of Changes.
AI45. Values for LBR/BTS/BTM will be Incorrect after an Exit from SMM
Problem: After a return from SMM (System Management Mode), the CPU will
incorrectly update the LBR (Last Branch Record) and the BTS (Branch Trace
Store), hence rendering their data invalid. The corresponding data if sent out
as a BTM on the system bus will also be incorrect.
Note: This issue would only occur when one of the 3 above mentioned debug support
facilities are used.
Implication: The value of the LBR, BTS, and BTM immediately after an RSM operation
should not be used.
Workaround: None identified.
Status: For the steppings affected, see the Summary Tables of Changes.
AI46. Shutdown Condition May Disable Non-Bootstrap Processors
Problem: When a logical processor encounters an error resulting in shutdown, non-
bootstrap processors in the package may be unexpectedly disabled.

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel E6600 - Core 2 Duo Dual-Core Processor and is the answer not in the manual?

Intel E6600 - Core 2 Duo Dual-Core Processor Specifications

General IconGeneral
Processor NumberE6600
Number of Cores2
Threads2
Clock Speed2.4 GHz
L2 Cache4 MB
Bus Speed1066 MHz
TDP65 W
SocketLGA 775
Lithography65 nm
Max Operating Temperature60.1°C
Instruction Set64-bit
Release DateQ3'06
Virtualization TechnologyVT-x

Related product manuals