LG KP500 - Memory

- 41 -
3. TECHNICAL BRIEF
LGE Internal Use Only Copyright © 2008 LG Electronics. Inc. All right reserved.
Only for training and service purposes
3.6 Memory
2Gbit NAND & 1Gbit DDRSDRAM employed on KF500 with 8 & 16 bit parallel data bus thru ADD(0) ~
ADD(29). The 1Gbit Nand Flash memory with DDRAM stacked device family offers multiple high-
performance solutions.
SD
_1V8
R
2
0
2
0
.
1
u
S
D_1V8
1
0
K
C
2
1
4
0
.
1
u
C
2
2
4
C
2
2
2
0
.
1
u
C
2
1
8
0
.
1
u
3
.
3
K
R
2
0
3
T
P2
0
1
T
P20
2
TP2
05
T
P200
0
.
1
u
C
2
2
0
C
2
2
3
0
.
0
1
u
C
2
1
9
0
.
0
1
u
C
2
2
5
0
.
0
1
u
C
2
1
5
0
.
0
1
u
SD_1V8
TP204
N3
_WP
P
8
VDD
Q2
C5
VSS1
C9
V
S
S2
G2
VSS
3
H10
VSS
4
P
7
VSS5
V
S
S6
P9
P5
V
S
SQ
E
6
_CAS
G
3
_C
E
C
6
_
CL
K
_CS
D
5
F6
_RA
S
F3
_R
E
D
6
_
WED
M
3
_
WE
N
N
C
6
6
T
2
N
C
6
7
T
3
T
1
0
N
C
6
8
N
C
6
9
T
1
1
B
1
N
C
7
N
C
7
0
T
1
2
B
2
N
C
8
B
3
N
C
9
E
3
R__B
K
7
UD
Q
M
L
7
U
D
QS
H2
VC
CN
1
C
4
VDD
1
C8
V
D
D
2
P6
VDD
3
P4
V
D
D
Q1
L
2
N
C
5
1
N
C
5
2
M
2
N
C
5
3
N
2
N
C
5
4
P
1
P
2
N
C
5
5
P
3
N
C
5
6
N
C
5
7
P
1
1
P
1
2
N
C
5
8
Q
1
N
C
5
9
A
1
2
N
C
6
Q
2
N
C
6
0
N
C
6
1
Q
3
N
C
6
2
Q
1
0
N
C
6
3
Q
1
1
N
C
6
4
Q
1
2
N
C
6
5
T
1
N
C
3
7
J
4
J
5
N
C
3
8
N
C
3
9
J
6
N
C
4
A
1
0
N
C
4
0
J
7
N
C
4
1
J
8
J
9
N
C
4
2
J
1
0
N
C
4
3
J
1
1
N
C
4
4
K
2
N
C
4
5
K
4
N
C
4
6
K
5
N
C
4
7
K
8
N
C
4
8
N
C
4
9
K
9
A
1
1
N
C
5
K
1
0
N
C
5
0
N
C
2
2
H
1
1
F
2
N
C
2
3
N
C
2
4
F
9
N
C
2
5
G
6
N
C
2
6
G
9
N
C
2
7
G
1
0
N
C
2
8
H
3
N
C
2
9
H
4
A
3
N
C
3
N
C
3
0
H
5
H
6
N
C
3
1
H
7
N
C
3
2
H
8
N
C
3
3
N
C
3
4
H
9
J
2
N
C
3
5
N
C
3
6
J
3
K
6
LD
QM
L
D
QS
L6
N
C
1
A
1
B
1
0
N
C
1
0
B
1
1
N
C
1
1
N
C
1
2
B
1
2
N
C
1
3
C
1
N
C
1
4
C
2
C
3
N
C
1
5
N
C
1
6
C
1
1
N
C
1
7
C
1
2
D
1
N
C
1
8
D
2
N
C
1
9
A
2
N
C
2
D
3
N
C
2
0
N
C
2
1
E
2
P1
0
I_O0
N1
0
I_
O1
L
1
1
I
_
O
10
I
_
O11
K11
I
_
O
12
G11
I
_O
13
F1
1
E11
I
_
O
1
4
D
1
1
I
_
O
1
5
M
10
I
_
O2
L10
I_
O
3
F1
0
I
_O4
E
10
I_O5
D
1
0
I
_
O
6
I_
O7
C1
0
I
_O8
N
11
I_O9
M
11
DQ0
L4
DQ
1
M
4
DQ10
L8
M8
DQ
11
N8
DQ12
L
9
DQ13
M
9
DQ1
4
N
9
DQ
15
D
Q
2
N
4
DQ3
L
5
M
5
D
Q4
D
Q
5
N
5
DQ6
M6
N6
D
Q
7
D
Q
8
M
7
D
Q9
N
7
A12
E
7
A13
E
9
A2
F
4
A3
G
4
A4
G8
A5
F8
A6
E
8
D
8
A7
A8
D
9
A9
G
7
L
3
ALE
BA
0
E5
BA1
F
5
C
KE
D
7
K
3
C
L
E
CL
K
C
7
U201
H8BCS0SI0MAP_56M
EUSY034750
3
A0
D4
A1
E
4
A
1
0
G
5
A
1
1
F
7
0
.
1
u
C
2
1
6
0
.
0
1
u
C
2
1
7
TP203
0
.
0
1
u
C
2
2
1
)71
(
D
D
A
1AB
)
7
(
A
T
AD
)
6
(
AT
A
D
)
5
(
A
T
AD
)
4
(
AT
A
D
)
3(A
TA
D
)
2
(
AT
A
D
)
1(A
T
AD
)
0
(
ATA
D
)
9
2:61(DD
A
)5
1
(
A
T
AD
)4
1
(
ATAD
)3
1
(
A
TA
D
)2
1
(
ATA
D
)
1
1
(
A
TA
D
)
0
1
(A
TA
D
)
9
(
A
TA
D
)
8
(
ATA
D
PDCF
1CB_
S
Q
DU
SA
C_
SC_D
N
A
N
_
I
KLCDS
S
C
_
M
AR_
SA
R_
D
R
_
R
W_
R
W
_
P
W
_
)
8(D
DA
)
9(
D
DA
)01(D
DA
)
1
1(
D
DA
)21(D
D
A
)
3
1(
D
DA
)41(D
D
A
)
5
1(
D
DA
)
51
:
0
(A
T
AD
)
6
1(
D
DA
0
A
B
EK
C
OK
L
C
DS
0
C
B_
SQDL
)
62(D
DA
)
72
(
DDA
)
82(D
DA
)
9
2
(DDA
)6
1
(
D
DA
)7
1
(
DD
A
)
5
1:
0
(DD
A
)0(D
DA
)
1(
D
DA
)2(
D
DA
)
3(
D
DA
)4(
D
DA
)
5
(DDA
)6(
D
DA
)
7
(DDA
)8
1
(D
DA
)
91
(
D
DA
)02(
D
DA
)
1
2(
DDA
)22(
D
DA
)
3
2
(
DDA
)
4
2
(D
DA
)
5
2
(
D
DA
Figure 9 Flash memory & DDR RAM MCP circuit diagram