Copyright © 2012 LG Electronics. Inc. All right reserved.
O nly for training and service purposes
LGE Internal Use Only
25
3. TECHNICAL BRIEF
5IF'.2TVQQPSUT UIFTUBOEBSE 4FSJBM QFSJQIFSBM *OUFSGBDF41*BOEBIJHI QFSGPSNBODF %VBM
output as well as Dual I/O SPI using pins: Serial Clock, Chip Select, Serial Data I/O0(DI), Serial Data
I/O1(DO). SPI clock frequencies of up to 104MHz are supported allowing equivalent clock rates of
.)[GPS%VBM0VUQVU BOE.I[GPS2VBE 0VUQVU XIFOVTJOH UIF'BTU3FBE%VBM2VBE 0VUQVU
instructions. These transfer rates are comparable to those of 8 and 16-bit Parallel Flash memories.
A Hold pin, Write protect pin and programmable write protection, with top or bottom array control,
provide further control flexibility. Additionally, the device supports JEDEC standard manufacturer and
device identification with a 4K-bit Secured OTP.