EasyManua.ls Logo

MSI P67A-G45 - Page 40

MSI P67A-G45
146 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
En-30
MS-7673 Manboard
Intel Turbo Boost
Ths tem wll appear when you nstall a CPU wth Intel Turbo Boost technology. Ths
tem s used to enable/ dsable Intel Turbo Boost technology. It can scale processor
frequency hgher dynamcally when applcatons demand more performance and TDP
headroom exsts. It also can delver seamless power scalablty (Dynamcally scale up,
Speed-Step Down). It s the Intel newly technology wthn newly CPU.
OC Gene Button Operaton
Ths 󰘰eld s used to enable/ dsable OC Gene functon.
DRAM Frequency
Ths settng controls the frequency of memory.
Adjusted DRAM Frequency
It shows the adjusted DRAM frequency. Read-only.
DRAM Tmng Mode
Select whether DRAM tmng s controlled by the SPD (Seral Presence Detect) EE
-
PROM on the DRAM module. Settng to [Auto] enables DRAM tmngs and the followng
“Advanced DRAM Con󰘰guraton” sub-menu to be determned by BIOS based on the
con󰘰guratons on the SPD. Selectng [Lnk] or [Unlnk] allows users to con󰘰gure the
DRAM tmngs and the followng related “Advanced DRAM Con󰘰guraton” sub-menu
manually.
Advanced DRAM Con󰘰guraton
Press <Enter> to enter the sub-menu.
Command Rate2
Ths settng controls the DRAM command rate.
tCL
Ths controls the CAS latency, whch determnes the tmng delay (n clock cycles)
before SDRAM starts a read command after recevng t.
tRCD
When DRAM s refreshed, both rows and columns are addressed separately. Ths
setup tem allows you to determne the tmng of the transton from RAS (row ad
-
dress strobe) to CAS (column address strobe). The less the clock cycles, the faster
the DRAM performance.
tRP
Ths settng controls the number of cycles for Row Address Strobe (RAS) to be
allowed to precharge. If nsu󰘲cent tme s allowed for the RAS to accumulate ts
charge before DRAM refresh, refreshng may be ncomplete and DRAM may fal
to retan data. Ths tem apples only when synchronous DRAM s nstalled n the
system.
tRAS
Ths settng determnes the tme RAS takes to read from and wrte to memory cell.
tRFC
Ths settng determnes the tme RFC takes to read from and wrte to a memory
cell.
▶
▶
▶
▶
▶
▶
▶
▶
▶
▶
▶
▶