PAMS Technical Documentation 2 - Baseband System
NPL-1
,VVXH$PHQG6HSW 1RNLD&RUSRUDWLRQ 3DJH
+:LQWHUIDFH
7KHWDEOHEHORZGHVFULEHVWKHVLJQDOVFRYHULQJWKHLQWHUIDFHEHWZHHQWKH%7PRGXOHDQG
WKHHQJLQH7KHVLJQDOQDPHVDUHUHIHUULQJWRWKH13/VFKHPDWLFGLDJUDP
7DEOH%7¤%%LQWHUIDFHGHVFULSWLRQ
6LJQDOQDPH
0&0SLQ
)URP 7R 3DUDPHWHU 0LQ 7\S 0D[ 8QLW 1RWHV
RESET
RESETX
44
UEM
PURX
MCM Logic "1" 1.40 1.80 V BB reset
Logic "0" 0 0.20 V
Clock input
SYSCLCK
50
RF MCM Signal
amplitude
0.30 0.80 Vpp System clock
input
Frequency 26 MHz
Figure 25 BT102/BT202 HW interface
FBUS-RX