EasyManua.ls Logo

Philips 32HFL5763L/F7 - Page 67

Philips 32HFL5763L/F7
92 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
11-27
U39
1 TMS
2 TDI
3
4
5
6
7NU
8 GND
9 LHCLK0
10 LHCLK1
11 VCCO-3
12 LHCLK2
13
14 GND
15
16
17 VCCINT
18 GND
19
20
21 RESET
22 VCCAUX
23
24
25
26
VCCO-2
27
CSO-B
28 29 30 31 32 33 34 35 36 37 38
VCCINT
39
NU
40 41 42
GND
43 44 45
VCCO-2
46
MOSI
47
GND
48
INT-B
49 50
51DIN
52
53CCLK
54DONE
55VCCAUX
56
57
58GND
59
60
61
62
63GND
64
65
66VCCINT
67VCCO-1
68VREF-1
69GND
70
71
72
73
74GND
75TDO
76
TCK
777879
VCCO-0
80
GND
81
VCCINT
82
VREF-0
8384858687
GND
888990
GCLK11
91
GND
92
VCCAUX
939495
GND
96
VCCO-0
97
NU
9899100
PROG-B
A4
*1
U1(9/10)
BCM3549L
C6
B6
B4
A3
B3
A1
A2
D5
D6
B5
C5
B2
B1
C3
C2
D2
E1
E2
D1
E4
E3
D4 NU
D3 NU
D+1.2V
+3.3V-ACTIVE
GOUT16
ROUT13
GOUT12
GOUT13
GOUT18
GOUT19
ROUT10
GOUT15
BOUT15
ROUT19
GOUT11
BOUT10
ROUT18
BOUT19
BOUT14
ROUT11
GOUT17
BOUT12
BOUT17
ROUT12
ROUT14
BOUT11
ROUT15
BOUT16
BOUT18
GOUT10
GOUT14
BOUT13
ROUT17
ROUT16
GP53-GPIO
GP54-GPIO
GP55-GPIO
3TCK
4TDO
J19
1+3.3V-ACTIVE
2GND
5TDI
6TMS
2NU
J20
1PROG-B
R313
0
330
R318
4.7K
R317
R311
4.7K
PROG-B
1
2
3
45
6
7
8
U40
MX25L4005AM2C-12G
/CS
SO
/WP
GND SI
SCK
NU
VCC
4.7K
R321
4.7K
R319
4.7K
R320
5MOSI
6CSO-B
2GND
3OCLK
J21
1+3.3V-ACTIVE
4DIN
RN40 22x4
RN39 22x4
R314 22
RN38 22x4
RN34 22x4
RN37 22x4
RN33 22x4
R312 22
R310 22
22
R316
DVO-DE-TX
DVO-HSYNC-TX
DVO-VSYNC-TX
DVO-CLK-TX
10P
C433
RN36 22x4
RN35 22x4
0.1
C447
0
R309
4.7K
R315
FPGA-RST
0.1
C432
0.1
C444
0.1
C445
0.1
C446
0.1
C443
0.1
C440
0.1
C439
0.1
C442
0.1
C441
0.1
C438
0.1
C436
0.1
C434
0.1
C437
0.1
C435
RD22 330 RD25 1K
RD26 1K
RD27 1K
RD23 330
RD24 330
4
2
3
1
(FPGA)
(SERIAL FLASH)
LVDS
TX
FIELD PROGRAMMABLE
GATE ARRAY
SMART MODULE CBA
CFCD CECCCBCA
CONTINUE
SMART MODULE 6
CONTINUE
SMART MODULE 13
CONTINUE
SMART MODULE 11
CONTINUE
SMART MODULE 13
CONTINUE
SMART MODULE 13
TO SMART
MODULE 3
U1(3/10)
DIGITAL SIGNAL PROCESS
/SMART PORT CONTROLLER
(NO CONNECTION)
(SHORT JUMPER PIN)
(SHORT JUMPER PIN)
Smart Module 14 Schematic Diagram
A17FYSCSM14
The order of pins shown in this diagram is different from that of actual U1.
U1 is divided into ten and shown as U1 (1/10) ~ U1 (10/10) in this Smart Module Schematic Diagram Section.
1 NOTE:

Related product manuals