Philips 9000 series - Page 115

Circuit Diagrams and PWB Layouts
EN 115Q551.1E LA 10.
2010-Jun-25
back to
div. table
PNX85500 Control
18770_504_100118.eps
100118
PNX85500 Control
B01E B01E
2009-10-22
3
8204 000 8994
TUNER, HDMI & CI
D
C
S
W
HOLD
VSS
Q
VCC
SCL
ADR
0
1
2 SDA
WC
IF53 B3
IF54 C3
DEBUG / RS232 INTERFACE
SCL
FOR
FF29 C4
FF55 E3
FF56 E3
SHIFTED
UP
FF66 F4
IF50 B3
IF51 B1
IF52 B3
DEBUG
3F63 E5
3F64 F5
3F65 F5
IF55 C6
IF56 C7
IF57 C7
IF58 D2
IF59 E1
IF61 C4
IF62 C4
7F54-2 C7
7F58 D1
9CH0 C7
FF04 C4
DEBUG ONLY
SDA
USE ONLY
1F52 D8
FF57 E2
FF58 C7
FF61 D4
FF62 D7
FF63 E4
FF64 F7
FF65 F4
3F58 E1
3F59 E3
3F60 E3
3F62 D5
A
B
C
D
E
F
A
3F66 B7
3F67 B6
3F68 C7
3F69 D7
7F52 B2
7F53 B7
7F54-1 C7
D
E
F
1F51 F8
LEVEL
MAIN NVM
B
C
2F52 B1
2F53 D6
2F58 D2
3F51 B1
3F52 B3
3F53 C6
3F54 D7
123 45678 9
123 45678 9
3F54
FF66
RES
1K0
FF57
IF50
2F52
100n
IF55
RES
5
3
4
IF56
BC847BPN(COL)
7F54-2
RES
FF62
1F51
1
2
3
4
5
67
10K
3F58
RES
9CH0
IF51
IF57
100R
3F62
3F64
100R
FF61
+5V
+3V3-STANDBY
7
2
1
84
3
Φ
512K
FLASH
M25P05-AVMN6
7F52
6
5
RES
3F68
47K
FF58
100R
3F59
IF61
10K
RES
3F69
FF04
PDTA114EU
RES7F53
IF59
+3V3
FF64
100R
3F60
10K
3F51
1
2
3
4
5
1F52
+3V3
IF52
+3V3
RES
+3V3-STANDBY
100n
2F58
IF54
RES
2
6
1
FF65
BC847BPN(COL)
7F54-1
2
3
6
5
84
7
7F58
EEPROM
Φ
(8K×8)
1
+3V3
3F53
10K
IF53
3F66
10K
+3V3-STANDBY
RES
RES
3F67
10K
2F53
1u0
RES
+3V3-STANDBY
FF63
3F63
FF56
FF55
100R
3F52
10K
IF58
FF29
3F65
100R
IF62
BOOST-PWM
BACKLIGHT-BOOST
SDM
SPI-PROG
RESET-STBYn
SPI-PROG
SDA-UP-MIPS
SCL-UP-MIPS
SCL-SSB
SDA-SSB
TXD-UP
RXD-UP
PNX-SPI-CLK
PNX-SPI-SDO
PNX-SPI-CSBn
PNX-SPI-SDI
PNX-SPI-WPn