EasyManua.ls Logo

Philips MC-D370/21M - Page 48

Philips MC-D370/21M
76 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
SYNCHRONOUS DRAM
4MX16Y3VTW
PIN ASSIGNMENT (Top View )
54-Pin TSOP
VDD
DQ0
V
DDQ
DQ1
DQ2
VssQ
DQ3
DQ4
V
DDQ
DQ5
DQ6
VssQ
DQ7
V
DD
DQML
WE#
CAS#
RAS#
CS#
BA0
BA1
A10
A0
A1
A2
A3
V
DD
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
Vss
DQ15
VssQ
DQ14
DQ13
V
DDQ
DQ12
DQ11
VssQ
DQ10
DQ9
V
DDQ
DQ8
Vss
NC
DQMH
CLK
CKE
NC
A11
A9
A8
A7
A6
A5
A4
Vss
x8x16 x16x8 x4x4
-
DQ0
-
NC
DQ1
-
NC
DQ2
-
NC
DQ3
-
NC
-
NC
-
-
-
-
-
-
-
-
-
-
-
-
-
NC
-
NC
DQ0
-
NC
NC
-
NC
DQ1
-
NC
-
NC
-
-
-
-
-
-
-
-
-
-
-
-
-
DQ7
-
NC
DQ6
-
NC
DQ5
-
NC
DQ4
-
NC
-
-
DQM
-
-
-
-
-
-
-
-
-
-
-
-
NC
-
NC
DQ3
-
NC
NC
-
NC
DQ2
-
NC
-
-
DQM
-
-
-
-
-
-
-
-
-
-
-
16 Meg x 48 Meg x 84 Meg x 16
Configuration 4 Meg x 4 x 4 banks 2 Meg x 8 x 4 banks 1 Meg x 16 x 4 banks
Refresh Count 4K 4K 4K
Row Addressing 4K (A0-A11) 4K (A0-A11) 4K (A0-A11)
Bank Addressing 4 (BA0, BA1) 4 (BA0, BA1) 4 (BA0, BA1)
Column Addressing 1K (A0-A9)
512 (A0-A8) 256 (A0-A7)
Note : The # symbol indicates signal is active LOW. A dash (–)
indicates x8 and x4 pin function is same as x16 pin function.
12
RAS#
CAS#
ROW-
ADDRESS
MUX
CLK
CS#
WE#
CKE
COLUMN-
ADDRESS
COUNTER/
LATCH
8
A0-A11,
BA0, BA1
DQML,
DQMH
12
ADDRESS
REGISTER
14
256
(x16)
4096
I/O GATING
DQM MASK LOGIC
READ DATA LATCH
WRITE DRIVERS
COLUMN
DECODER
BANK0
MEMORY
ARRAY
(4,096 x 256 x 16)
BANK0
ROW-
ADDRESS
LATCH
&
DECODER
4096
SENSE AMPLIFIERS
BANK
CONTROL
LOGIC
DQ0-DQ15
16
16
DATA
INPUT
REGISTER
DATA
OUTPUT
REGISTER
16
12
BANK1
BANK2
BANK3
12
8
2
2 2
2
REFRESH
COUNTER
CONTROL
LOGIC
MODE REGISTER
COMMAND
DECODE
FUNCTIONALBLOCK DIAGRAM
4 Meg x 16 SDRAM
8M bit MULTI-PURPOSE FLASH
SST39VF080
9-2
9-2
P
IN
A
SSIGNMENTS FOR
40-
PIN
TSOP
F
UNCTIONAL
B
LOCK
D
IAGRAM
Y-Decoder
I/O Buffers and Data Latches
396 ILL B1.1
Address Buffer & Latches
X-Decoder
DQ
7
- DQ
0
Memory
Address
OE#
CE#
WE#
EEPROM
Cell Array
Control Logic
A16
A15
A14
A13
A12
A11
A9
A8
WE#
NC
NC
NC
A18
A7
A6
A5
A4
A3
A2
A1
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
A17
V
SS
NC
A19
A10
DQ7
DQ6
DQ5
DQ4
V
DD
V
DD
NC
DQ3
DQ2
DQ1
DQ0
OE#
V
SS
CE#
A0
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
396 ILL F01.2
Standard Pinout
Top View
Die Up
1
2
3
4
5
6
PINDESCRIPTION
Symbol Pin Name Functions
A
MS
-A
0
Address Inputs To provide memory addresses. During Sector-Erase A
MS
-A
12
address
lines will select the sector. During Block-Erase A
MS
-A
16
address lines
will select the block.
DQ
7
-DQ
0
Data Input/output To output data during Read cycles and receive input data during Write
cycles. Data is internally latched during a Write cycle. The outputs are in
tri-state when OE# or CE# is high.
CE# Chip Enable To activate the device when CE# is low.
OE# Output Enable To gate the data output buffers.
WE# Write Enable To control the Write operations.
V
DD
Power Supply To provide power supply voltage: 3.0-3.6V for SST39LF080/016
2.7-3.6V for SST39VF080/016
Vss Ground
NC No Connection Unconnected pins.
Note: A
MS
= Most significant address
A
MS
= A
19
for SST39LF/VF080 and A
20
for SST39LF/VF016.
396 PGM T2.2

Related product manuals