EasyManua.ls Logo

QUANTA QSSC-S99K 2U - Acronyms

Default Icon
177 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Acronyms
Term Definition
A/D Analog to Digital
ACPI Advanced Configuration and Power Interface
ASF Alerting Standart Forum
Asserted
Active-high (positive true) signals are asserted when in the high electrical state (near power potential).
Active-low (negative true) signals are asserted when in the low electrical state (near ground potential).
BIOS Basic Input/Output System
BIST Built-In Self Test
BMC
At the heart of the IPMI architecture is a microcontroller called the Baseboard management controller
(BMC)
Bridge Circuitry connecting one computer bus to another, allowing an agent on one to access the other
BSP Bootstrap processor
byte 8-bit quantity
CLI Command Line Interface
CMOS
In terms of this specification, this describes the PC-AT compatible region of battery-backed 128 bytes of
memory, which normally resides on the baseboard
CPU Central Processing Unit
Deasserted
A signal is deasserted when in te inactive state. Active-low signal names have “_L” appended to the end
of the signal mnemonic. Active-high signal names have no “_L” suffix. To reduce confusion when
referring to active-high and active-low signals, the terms one/zero, high/low, and true/false are not used
when describing signal states.
DTC Data Transfer Controller
EEPROM Electrically Erasable Programmable Read-Only Memory
EMP Emergency Management Port
FRU Field Replaceable Unit
GB 1024 MB.
GPIO General Purpose Input/Out
HSC Hot-Swap Controller
Hz Hertz (1 cycle/second)
I
2
C Inter-Integrated Circuit bus
IANA Internet Assigned Numbers Authority
IBF Input buffer
ICH I/O Controller Hub
ICMB Intelligent Chassis Management Bus
IERR Internal Error
IP Internet Protocol
IPMB Intelligent Platform Management Bus
Chapter 4 — BMC
57

Related product manuals