Sanyo CP10 - Block Diagram - Overall System; System Signal Flow and IC Interconnections

BLOCK DIAGRAM
O | O -
+
a <
4 uv
A)
O 1
a
2
On
2
i
O
r
RF/FE/TE Amp
Ic 101
TP26 TP25
ore
DGG
O O=O
eae
q
Om=nQ
>
Detector
3
OTP24
OTP23
C210
OTP22
sae
LRCK
eames
/
Low
PassFilter
ODe-emphasis
10!
O
WDCK
3) WCLK
ars:
Ic702
1C704
1C705
TP37
5
O
DATA
=
'
SvVR20!
Digitai
Signal
Processor/
Cuong)
CLV
Servo
D/A
Convertor
Integrate
Perey
1c
70I
Ic
702
PICK
UP
iC
401
[3
X401
|8.46
MHz
LINE
nN
6
a
2
De-
~
Sample/
LowPassFilter
emphasis
OUT
Hold
Q
_Ic802
1C704
IC705
Te
:
Focus
Coil
Focus
/
Tracking/
Sled/Servo
Ic 201
Integrate
IC802
586
; >
Uv a Ld
O O
Ld
RAOI-~RAII
0801~ D808 -
P34 A
SVR202 Q203 O Q507 (P Q508 H.P VOL.
Tracking
De-emphasis
Control!
iy
l
Coil
Drive
=
eae ae oO
De
LJ
Muting
Q704 I
i
Qgio r Headphone ES
VDRIVE
58
&
x5o1
pe
Le)
%
|
NW T 23 2 Q504 eft dala S HP
y
cell
i ° oO
C2 SUBQ Control am nq Te Pane ce Stabirizer i
(oo0—O eb 4 *°v"~) Q907~909 icros LE) ¢
2
bad
(CRCF)
Bias level
1C302 1C302
Sled Drive
to
D/A
Convertor
i
1
IC
306
o
Audio
Block
Bee
Q302~305 pres . 804 |
S
ae = O8Ol= 208 DC POWER. AC SOCKET
TP35
O
System Control
IC 501
Sled Motor
to System Control
Stabirizer
+5Va—
IC90l q
+
WAN
Limittor
WwW
8
Spindle
Motor
IC
301
a
“N
® a
a VREF +9V
Da 7 Servo Drive 1
©
a O
¢
Switch
eae Ga
O O; OF OF OF OF OC] O
S610 a y i } } ~ 5v v Stabirizer GND
1
Limit
Sw
O
ol
of
of
of
ol
OO
es
LCD
=
|
to
REvFEsTE
Amp|
Q93I~937
-c& ow w ea aie Servo Amp IC 931,932 _
ow 08 Zusas $8525 95 H.P Amp : Bes
oF oF OF 00 O8HF0O~OLO
1 "9 45 awnsan aynan a
—32- =93=