Texas Instruments 99/4A - Page 36

F igu re
7.
Memory
Read
C ycle
T im in g
w ith
One
W a it
S ta te .
Fig. 7
27