Vector 4 - Page 46

CPU, RAM/PROM and Video portions of SBC Schematic (Exhibit VI-2 (B))
Schematic Schematic Schematic Block
Notation Subsystem Page Diagram
Title Number Number(s)
A6 Microprocessor
CPU System MUX Page 1 26
AT Data Bus Transceiver Page 1 20
Bl Address Mapping RAM Page 1 21
B2 CPU/Video MUX
RAM/PROM System Control Page 1 29
B3 CPU/Video Address
MUX Page 1 29
. Cl1 Video Controller Page 1 27
Video System c2 Video MUX Page 1 30
vz
(2)
MEMWR (2)
+ 58y
{3
10
JOWR(3)
[OWR
u4ao
8088-2
ye4
74504
7415243
_D_
_.D_
~
Je
741574
7
(1
(3)
A7
A8
A10
88 ENBL (1)
-
'3
0B@-087 (2)
(1) IOWR
A1S
A17
88ENBL
AJ BOENBL
74504
(1) IORQ
7415244
1
-
Do
us
74LS04
10094007
(3)
(1) CPu/
(2)
ZAN-ZAYS
v22
745189
(1)
(1) CPU/ V1D
(1) ¢pPu/
(1)
B2
CCd/maQ
1) 2:49
(1} IOwWR
(17 2
+5Vv
(W
DicEN (2)
VZYNC {2)
HSTYNC (2!
MA
ZA7 (2,3)
(2).
MAS
7
7415367
MAIT (2)
AYO
AL P
9 U3
{2)
A P~/ .
GRADH
(~RAPKM
(1)
II1 2-3