EasyManua.ls Logo

Acer Aspire 7739 - POST Code Range; Post Codes

Acer Aspire 7739
209 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
4-20 Troubleshooting
Post Codes 0
The following are the InsydeH2O™ Functionality POST code tables. The components of the
POST code table includes: SEC phase, PEI phase, DXE phase, BDS phase, CSM functions,
S3 functions and ACPI functions.
POST Code Range 0
Table 4-2. POST Code Range
Phase POST Code Range
SEC 0x01 - 0x0F
PEI 0x70 - 0x9F
DXE 0x40 - 0x6F
BDS 0x10 - 0x3F
SMM 0xA0 - 0xBF
S3 0xC0 - 0xCF
ASL 0x51 – 0x55
0xE1 – 0xE4
PostBDS 0xF9 – 0xFE
InsydeH2ODDT™ Reserve 0xD0 – 0xD7
OEM Reserve 0xE8 – 0xEB
Reserved 0xD8 – 0xE0
0xE5 – 0xE7
0xEC – 0xF8
Table 4-3. SEC Phase POST Code Table
Functionality Name (Include\
PostCode.h)
Phase
Post
Code
Description
SEC_SYSTEM_POWER_ON SEC 1 CPU power on and switch to
Protected mode
SEC_BEFORE_MICROCODE_PATCH SEC 2 Patching CPU microcode
SEC_AFTER_MICROCODE_PATCH SEC 3 Setup Cache as RAM
SEC_ACCESS_CSR* SEC 4 PCIE MMIO Base Address
initial
SEC_GENERIC_MSRINIT* SEC 5 CPU Generic MSR
initialization
SEC_CPU_SPEEDCFG* SEC 6 Setup CPU speed

Table of Contents

Related product manuals