Arcam DiVA CD72 - Page 25

1 2 3 4 5 6 7 8
A
B
C
D
87654321
D
C
B
A
ISSUE
DRAWING NO.
23425
DRAWING TITLE
Drawn by:
DATE
Filename
ECO No. DESCRIPTION OF CHANGE
J:\FILES\L-ELECT\PCB complete packages\l900s\l912 New 2000 DAC\L912_2.0\L912_2.0.DDB - L912C1_2.0.prj
A & R Cambridge Ltd.
Pembroke Avenue
Denny Industrial Centre
Waterbeach
Cambridge CB5 9PB
9 CD DAC PCB Top
Circuit Diagram
L912CT
CW
28-Jun-2001
INITIALS
Date Printed
1 8Sheet of
Notes:
VCCD
GND
CCLK
DOR
DOL
WCKO
BCKO
WR
DSP
SER_CLK
SER_DIN
SER_CH
D[0..7]
SEL[0..2]
RDYO
INTR
A[0..15]
L[0..15]
R[0..15]
CLK17M_5V_FPGA
GO
M0
M2
DONE
MODE0
MODE1
LDC
AA[0..15]
A/D
NMODE
PMODE
MUTE
HDCD
FPGA
L912C2_2.0.SCH
VCC
28
GND
14
OE/VPP
22
CE
20
A0
10
A1
9
A2
8
A3
7
A4
6
A5
5
A6
4
A7
3
A8
25
A9
24
A10
21
A11
23
A12
2
A13
26
A14
27
A15
1
D0
11
D1
12
D2
13
D3
15
D4
16
D5
17
D6
18
D7
19
IC31
27C512
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13
A14
A15
D0
D1
D2
D3
D4
D5
D6
D7
D[0..7]
A[0..15]
L[0..15]
R[0..15]
SEL[0..2]
L[0..15]
SEL[0..2]
R[0..15]
RDY
AA[0..15]
PMODE
NMODE
A/D
MUTERLY
ASIC DAC
L912C4_2.0.SCH
GO
GAIN
POWER SUPPLY
L912C7_2.0.SCH
R145 15K SM R162
15K SM
DONE
INTR
VCCD
R9 100K SM
VCCD
R3 0R0 SM
*
R144
0R0 SM
DONE
*
VCCD
C110 10N SM
+5VCLK
TR25
BC849B
R114
100K SM
R23
2K2 SM
R8
4K7 SM
TR1
BC849B
D3
BAS16W SM
RLY_GND
RLYPWR
RA0
XRST
Power ON/OFF MUTE relay
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
SK3
FFC32V
CLKMECH
SER_CLK
SER DIN
SER CH
HDCDLED
XRST
DEEMPH
RA0
RB0
RB1
RB2
RB3
RB4
RB5
RB6
RB7
MUTE
HDCDLED
RB0
RB6
*
RB[0..7]
R106
10K SM
R117
1K0 SM
R87
1K0 SM
R85
10K SM
VCCD VCCD
RB4 RB5
DSP HDCD
PCB ID
M2
M0
R28
0R0 SM
DSP
RDYO
RDY
BCKO
WCKO
DOL
DOR
MUTERLY
CLK17M_5V_DAC
CLK17M_3V_LATCH
CLKMECH
XRST
GO
CLK17M_3V_PMD200
CLK17M_5V_FPGA
CLOCK
L912C8_2.0.SCH
CLKMECH
CLK17M
CLKMECH
SER_CLK
SER_DIN
SER CH
MUTE
XRST
DEEMPH
RA0
RB7
RB6
RB5
RB4
RB0
RB1
RB2
RB3
HDCDLED
DGND
C159
10N SM
LDC
XRST
GO
GO
FD_1
FIDUCIAL
FD_2
FIDUCIAL
RLY1C
RLY 51SB12T
SER_CLK
SER_DIN
SER_CH
CLK17M_3V_LATCH
CLK17M_3V_PMD200
BCKO
DOL
DOR
WCKO
GAIN
HDCDLED
DEEMPH
MUTE
GO
HDCD
RE-LATCH
L912C9_2.0.SCH
1
2
4
3 5
IC21
74AHC1G00 SM
AA[0..15]
MUTE
HDCD
HDCD
L11
10UH SM
R111
10R SM
THL6
TOOLING
THL4
TOOLING
GO
TR18
BC849B
R74 100K SM
GAIN
THL5
FIXING HOLE
Paper Marker
A3 Vertical
DD1
DD_A3V
Detail
Drilling
DD2
DRILL_DWG
FD_3
FIDUCIAL
FD_4
FIDUCIAL
FD_5
FIDUCIAL
FD_6
FIDUCIAL
FD_7
FIDUCIAL
R166 4K7 SM
+
C163
220U EL
FR4, 1 OZ Cu
PCB MATERIAL
MULTI LAYER
DD3
FR4_MULTI
C170
10N SM
C171
10N SM
D[0..7]
R13
10K SM
CLK PMD200
CLK FPGA
CLK_FPGA
CLK PMD200
CLK_LATCH
CLK_DAC
CLK_LATCH
CLK_DAC
GAIN
GO
C88
100N SM
R12
10K SM
R4
10K SM
VCCD
CCLK
WR
MUTERLY
C132
1N 0805
C133
1N 0805
C134
1N 0805
C136
1N 0805
C137
1N 0805
THL1
FIXING HOLE 3.0
THL2
FIXING HOLE 3.0
THL3
FIXING HOLE 3.0
THL7
FIXING HOLE 3.0
THL8
FIXING HOLE 3.0
THL9
FIXING HOLE 3.0
Update Box
EL1
UPDATE_BOX
FD_8
FIDUCIAL
USE NF FILTER WHEN RUNNING RS
PROGRAM
PCB
PB
L912PB_2
01_1078 CW 1-5-01 Production release 1.0
01_1084 1.1CW 30-4-01 Listening component changes
CW 9-6-01 2 0