EasyManua.ls Logo

ASROCK X570S PG Riptide - Page 75

ASROCK X570S PG Riptide
99 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
English
69
X570S PG Riptide
SoC/Uncore OC Voltage(VID)
Specify the SoC/Uncore voltage (VDD_SOC) in mV to support memory and Innity Fabric
overclocking. VDD_SOC also determines the GPU voltage on processors with integrated
graphics. “SoC/Uncore OC Mode” needs to be enabled to force this voltage.
CLD0 VDDP Voltage Control
AMD Overclocking Setup VDDP is a voltage for the DDR4 bus signaling (PHY), and it is
derived from your DRAM Voltage (VDDIO_Mem). As a result, VDDP voltage in mV can
approach but not exceed your DRAM Voltage.
CLD0 VDDG CCD Voltage Control
AMD Overclocking Setup VDDG CCD represents voltage for the data portion of the Innity
Fabric. It is derived from the CPU SoC/Uncore Voltage (VDD_SOC). VDDG can approach
but not exceed VDD_SOC.
CLD0 VDDG IOD Voltage Control
AMD Overclocking Setup VDDG IOD represents voltage for the data portion of the Innity
Fabric. It is derived from the CPU SoC/Uncore Voltage (VDD_SOC). VDDG can approach
but not exceed VDD_SOC.
DRAM Information
Browse the serial presence detect (SPD) for DDR4 modules.
Load XMP Setting
Load XMP settings to overclock the memory and perform beyond standard
specications.
DRAM Frequency
If [Auto] is selected, the motherboard will detect the memory module(s) inserted
and assign the appropriate frequency automatically.
DRAM Voltage
Congure the voltage for the DRAM Voltage.
Innity Fabric Frequency and Dividers
AMD Overclocking Setup Set Innity Fabric frequency (FCLK). Auto: FCLK = MCLK.
Manual: FCLK must be less than or equal to MCLK for best performance in most cases.
Latency penalties are incurred if FCLK and MCLK are mismatched, but suciently high
MCLK can negate or overcome this penalty.

Other manuals for ASROCK X570S PG Riptide

Related product manuals