ASROCK Z270M-ITX/AC - Page 58

52 53
English
tCKE
Congure the period of time the DDR4 initiates a minimum of one refresh
command internally once it enters Self-Refresh mode.
tRDRD_sg
Congure between module read to read delay.
tRDRD_dg
Congure between module read to read delay.
tRDRD_dr
Congure between module read to read delay.
tRDRD_dd
Congure between module read to read delay.
tRDWR_sg
Congure between module read to write delay.
tRDWR_dg
Congure between module read to write delay.
tRDWR_dr
Congure between module read to write delay.
tRDWR_dd
Congure between module read to write delay.
tWRRD_sg
Congure between module write to read delay.
tWRRD_dg
Congure between module write to read delay.
tWRRD_dr
Congure between module write to read delay.
tWRRD_dd
Congure between module write to read delay.
tWRWR_sg