EasyManua.ls Logo

Clevo N850HJ1 - NVIDIA GPIO Level Shift

Clevo N850HJ1
114 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Schematic Diagrams
NVIDIA GPIO Level Shift B - 19
B.Schematic Diagrams
NVIDIA GPIO Level Shift
Sheet 18 of 72
NVIDIA GPIO Level
Shift
1
1
2
2
3
3
4
4
5
5
6
6
7
7
8
8
A A
B B
C C
D D
NVIDIA GPIO LEVEL SHIFT
1V8_AON
GC6 2.1 Control Signals
1.1V8_MAIN_EN
2.GC6_FB_EN
3.GPU_EVENT#
4.GPU_PEX_RST_HOLD#
5.SYS_PEX_RST_MON#
GPU
1V8_MAIN_EN
GC6_FB_EN
VR Complex
1V8_AON
1V8_MAIN
NVVDD
PEX&1.05V
NVVDDS
EC/PCH
GPU_PWR_EN
GPU_EVENT#
GPU_RST#
PLATFORM_RST#
SYS_PEX_RST_MON#
GPU_PEX_RST_HOLD#
GPU_PEX_RST#
FBVDD/Q
FROM 8330B_RE
DP_E
1V8 in 3V3 out
GC6 2.1 - VR Complex
1. GPU_PWR_EN
2. 1V8_MAIN_EN
3. GC6_FB_EN
GPU
GPU_PWR_EN
(SYSTEM)
1V8_AON
1V8_AON
1V8_MAIN_EN 1V8_MAIN
PEX&1.05V
NVVDD
FBVDD/Q
EN
EN
EN
EN
EN
PGOOD
PGOOD PGOOD
PGOOD
GC6_FB_EN
PGOOD
DG P.93 note: t1(from 1V8_RUN_EN to PEX_VDD/NVVDD_PG) must NOT exceed 4ms.
N17E
FBVDDQ
POWER ON SEQUENCE POWER OFF SEQUENCE
GPPG8_PCH_1V8RUN_EN (GPP_G8) (1V8_MAIN)
GPPG9_PCH_NV3V3_EN (GPP_G9) (NV3V3)
GPPG10_PCH_NVVDD_EN (GPP_G10) (NVVDD)
GPPG11_PCH_NVVDDS_EN (GPP_G11) (NVVDDS)
GPPG0_PCH_PEXVDD_EN (GPP_G0) (PEX_VDD)
net PCH_GPIO Voltage
DGPU_PWR_EN (GPP_F23) (1V8_AON)
POWER RAIL
State in GC6
1V8_AON
1V8_MAIN
PEX&1.05V
NVVDD
ON
OFF
OFF
OFF
FBVDD/Q ON
NVVDDS OFF
D02
D02
3.3VS
3.3VS
3.3VS
3.3VS
1V8_AON
3.3VS
1V8_AON10,16,17,28,53,54,55,56
GPIO4_1V8_MAIN_EN 16,17
DGPU_PWRGD 17,55
DGPU_PWRGD_R28
GPIO4_1V8_MAIN_EN_R27
3.3VS8,9,17,20,21,22,23,24,26,27,28,29,30,32,34,35,38,39,40,41,42,43,44,49,53,54,55,56
MDP_E_HPD 21,28
IFPE_HPD_R#16
GC6_FB_EN 17,28,42
GPIO1_GC6_FB_EN16
Title
Size Document Number R e v
Date: Sheet
of
6-71-N85H0-D01
D01
[18] NVIDIA GPIO LEVEL SHIFT
A3
18 63Tuesday, October 11, 2016
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
SCHEMATIC1
Title
Size Document Number R e v
Date: Sheet
of
6-71-N85H0-D01
D01
[18] NVIDIA GPIO LEVEL SHIFT
A3
18 63Tuesday, October 11, 2016
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
SCHEMATIC1
Title
Size Document Number R e v
Date: Sheet
of
6-71-N85H0-D01
D01
[18] NVIDIA GPIO LEVEL SHIFT
A3
18 63Tuesday, October 11, 2016
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
SCHEMATIC1
R761
100K_04
C868 0.1u_10V_X7R_04
S
D
G
Q63B
*MTDK3S6R
5
34
Q65
BTN3904
M-SOT23-CBE
B
E C
U177
SN74LV1T08DCKR
1
2
5
4
3
R838 0_04
R762
100K_04
S
D
G
Q64B
MTDK3S6R
5
34
S
D
G
Q64A
MTDK3S6R
2
61
R760
10K_04
R763 100K_04
C870 220p_50V_NPO_04
S
D
G
Q63A
*MTDK3S6R
2
61
R757
*100K_04
R764 100K_04
R758
*100K_04
R759
*100K_04

Table of Contents

Related product manuals