EasyManua.ls Logo

Denon DCM-560 - CXA1372 S Terminal Functions

Denon DCM-560
44 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
m
DCNM-560/460
CXA1372S
PHASE
COMPENSATION
+INPUT
SHIFT
REGISTER
+
TRACKING
-ADDRESS
DECODER
«OUTPUT
DECODER
+IIL
DATA
REGISTER
“WINDOW
COMPARATOR,
CXA1372S
Terminal
Function
0.
Poa
[te
|
st
_
|
Tracking
error
signal
input
terminal.
F
2
|
TOFCT
|
oo
Capacitor
connecting
terminal
for
time
constant
at
the
time
of
defect.
ae
ATSC
ial
Input
terminal
of
ATSC
detecting
window
comparator.
4
Input
terminal
of
focus
zero-cross
comparator.
Focus
error
signal
input
terminal.
Capacitor
connecting
terminal
for
time
constant
at
the
time
of
defect.
Mid-point
voltage
input
terminal.
FGD
In
case
of
reducing
higher
range
gain
of
focus
servo,
connect
a
capacitor
between
this
terminal
and
terminal
number
(9).
FS3
Shifts
higher
range
gain
of
focus
servo
by
FS3
ON/OFF.
FLB
Terminal
for
external
time
constant
to
increase
lower
range
of
focus
servo.
FEO
Focus
drive
output.
th
mn
,
Reverse
input
terminal
for
focus
amplifier.
Terminal
for
external
time
constant
to
make
focus
search
waveform.
4
Terminal
for
external
time
constant
to
shift
higher
range
gain
of
tracking.
Terminal
for
external
time
constant
to
shift
higher
range
gain
of
tracking.
TAO
Tracking
drive
output.
TA-
Reverse
input
terminal
for
tracking
amplifier.
SL+
Non-reverse
input
terminal
for
sled
amplifier.
:
20
SLO
Sled
drive
output.
2
St-
Reverse
input
terminal
for
sled
amplifier.
nN
nm
7
an
;
Terminal
to
compensate
peak
in
focus/tracking
phase.
nN
o
7)
4
Delivers
a
current
to
set
the
height
of
focus
search,
track
jump,
and
sled
kick.
Terminal
for
limit
switch
ON/OFF
to
detect
disc
innermost
circle.
Terminal
is
used
at
the
time
of
1
track
jump.
A47
kohm
pull
up
resistor
is
included.
27
Reckless
drive
protection
circuit
of
sled;
activates
at
"L".
A
47k
ohm
pull
up
resistor
is
included.
to
oo
afafaujuji
ajufao
“I
=
O]/MIN
ITH
-~|o
Serial
data
transfer
clock
input
from
CPU.
Latch
input
from
CPU.
Serial
data
input
from
CPU.
Nn
©
22
|

Related product manuals