16
DN-S1000
40GND GND -----GND
41GND GND -----GND
42GND GND -----GND
43GND GND -----GND
44GND GND -----GND
45 VDDEXT VDDEXT I - - - - I/O power supply (+3.3V)
46 PF5 DSPF3 O - - L - Programmable flag 5, Flag 3 to µcom (RESERVE)
47 PF4 DSPF2 O - - L - Programmable flag 4, Flag 2 to µcom (RESERVE)
48 PF3 DSPF1 O - - L - Programmable flag 3, Flag 1 to µcom (RESERVE)
49 PF2 DSPF0 O - - L - Programmable flag 2, Flag 0 to µcom (RESERVE)
50 PF1 DTIME O - - L - Programmable flag 1, Clock for playback output
51 PF0 BTEND O - Pd L L Programmable flag 0, All end : H
52 VDDINT VDDINT I - - - - Core power supply (+1.2V)
53 SCK O - - L - Master slave clock
54 MISO O - - L - Master in slave out
55 MOSI O - - L - Master out slave in
56GND GND -----GND
57 VDDEXT VDDEXT I - - - - I/O power supply (+3.3V)
58 DT1SEC O - - L - Playback data send 1
59 DT1PRI DDATA I - - - - Digital out data send 0 (serial port OUT 1)
60 TFS1 DLRCK I - IPu - H Digital out send frame sync (LRCK) signal (serial port OUT 1)
61 TSCLK1 DBCK I - - - - Digital out send frame sync (BCK) signal (serial port OUT 1)
62 DR1SEC I - - L L Playback data receive 1
63 DR1PRI I - - L L Playback data receive 0
64 RFS1 O - - L - Receive frame sync (LRCK) signal (serial port IN 1)
65 RSCLK1 O - - L - Receive frame sync (BCK) signal (serial port IN 1)
66 VDDINT VDDINT I - - - - Core power supply (+1.2V)
67 DT0SEC O - - L - Playback data send 1
68 DT0PRI ADATA I - - - - Analog playback data send 0 (serial port OUT 0)
69 TFS0 ALRCK I - IPu - H
Analog playback send frame sync (LRCK) signal (serial port OUT 0)
70GND GND -----GND
71 VDDEXT VDDEXT I - - - - I/O power supply (+3.3V)
72 TSCLK0 ABCK I - - - - Analog playback send frame sync (BCK) signal (serial port OUT 0)
73 DR0SEC I - - L L Playback data receive 1
74 DR0PRI SRDATA I - - - - Playback data receive 0 (serial port IN 0)
75 RFS0 LRCK O - - - - Receive frame sync (LRCK) signal (serial port IN 0)
76 RSCLK0 BCLK I - IPu - H Receive frame sync (BCK) signal (serial port IN 0)
77 TMR2 O - - L - Timer 2
78 TMR1 O - - L - Timer 1
79 TMR0 O - - L - Timer 0
80 VDDINT VDDINT I - - - - Core power supply (+1.2V)
81 TX TX O - - H - UART send
82 RX RX I - Pu - H UART receive
83 _EMU _EMU O - - - - Emulation status
84 _TRST _TRST I - Pd - L Test reset (JTAG)
85 TMS TMS I - Pu - H Test mode select (JTAG)
86 TDI TDI I - Pu - H Test data input (JTAG)
87 TD0 TD0 O - - - - Test data output (JTAG)
88GND GND -----GND
89GND GND -----GND
90GND GND -----GND
91GND GND -----GND
92GND GND -----GND
93 VDDEXT VDDEXT I - - - - I/O power supply (+3.3V)
94 TCK TCK I - Pu - H Test clock (JTAG)
Pin
No.
Pin Name Symbol I/O DET Ext Ini Res Function
w
w
w
.
x
i
a
o
y
u
1
6
3
.
c
o
m
Q
Q
3
7
6
3
1
5
1
5
0
9
9
2
8
9
4
2
9
8
T
E
L
1
3
9
4
2
2
9
6
5
1
3
9
9
2
8
9
4
2
9
8
0
5
1
5
1
3
6
7
3
Q
Q
TEL 13942296513 QQ 376315150 892498299
TEL 13942296513 QQ 376315150 892498299
http://www.xiaoyu163.com
http://www.xiaoyu163.com
To Next Page
Loading...
