EasyManua.ls Logo

Foxconn H61MXE Series - Cpu Configuration; Active Processor Cores; Hardware Prefetcher

Foxconn H61MXE Series
66 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
3
24
CPU Configuration
Active Processor Cores
This item is used to set the number of cores to enable in each processor package.
► Limit CPUID Maximum
ThisitemisusedtoenableordisableCPUIDmaximumvaluelimitconguration.
Set [Enabled] : the maxium CPUID is 3.Set [Disabled] for WinXP.
► Execute Disable Bit
This item is used to enable/disable the Execute Disable Bit feature.
Intel’s Execute Disable Bit functionality can help prevent certain classes of malicious buffer
overowattackswhencombinedwithasupportingoperatingsystem.
Execute Disable Bit allows the processor to classify areas in memory by where application
code can execute and where it cannot. When a malicious worm attempts to insert code in the
buffer, the processor disables code execution, preventing damage and worm propagation.
Replacing older computers with Execute Disable Bit-enabled systems can halt worm attacks,
reducing the need for virus-related repairs. By combining Execute Disable Bit with anti-virus,
rewall,spywareremoval,e-maillteringsoftware,andothernetworksecuritymeasures,IT
managers can free IT resources for other initiatives.
► Intel Virtualization Technology (Appears only when CPU supports)
Virtualization (i.e. Intel® Vanderpool Technology) allows a platform to run multiple operating
systems and applications in independent partitions or “containers.” One physical compute
system can function as multiple “virtual” systems. Vanderpool Technology can help improve
future virtualization solutions. This item will be displayed only when the CPU is supporting this
feature and the setting is used to enable or disable it.
► Hardware Prefetcher
The processor has a hardware prefetcher that automatically analyzes its requirements and
prefetchesdataandinstructionsfromthememoryintotheLevel2cachethatarelikelytobe
required in the near future. This reduces the latency associated with memory reads.
When enabled, the processor’s hardware prefetcher will be enabled and allowed to automati-
cally prefetch data and code for the processor.
When disabled, the processor’s hardware prefetcher will be disabled.
Version 2.14.1219. Copyright (C) 2011 American Megatrends, Inc.
Aptio Setup Utility - Copyright (C) 2011 American Megatrends, Inc.
F-Center
CPU Configuration
Genuine Intel(R) CPU @ 1.80GHz
CPU Signature 306a4
Microcode Patch 7
Max CPU Speed 1800 MHz
Min CPU Speed 1600 MHz
CPU Speed 1800MHz
Processor Cores 4
Intel HT Technolony Not Supported
Intel VT-x Technolony Supported
Intel SMX Technolony Supported
64-bit Supported
L1 Data Cache 32 KB x 4
L1 Code Cache 32 KB x 4
L2 Cache 256 KB x 4
L3 Cache 6144 KB
Active Processor Cores [All]
Limit CPUID Maximum [Disabled]
Execute Disable Bit [Enabled]
Intel Virtualization Technolony [Disabled]
Hareware Prefetcher [Enabled]
Adjacent Cache Line Prefetch [Enabled]
←: Select Screen
↓: Select Item
Enter: Select
+/-: Change Opt.
F1: General Help
F2: Previous Values
F3: Optimized Defaults
F4: Save & Exit
ESC: Exit
Number of cores to enable in
each processor package,
Advance

Related product manuals