Appendix A. Connector Pin Assignments
Table 37 (Page 2 of 2). Pin Assignments for the PCI Bus Connectors
Pin Signal Name I/O Pin Signal Name I/O
A35 Ground NA B35 IRDY# I/O
A36 TRDY# I/O B36 +3.3 V dc NA
A37 Ground NA B37 DEVSEL# I/O
A38 STOP# I/O B38 Ground NA
A39 +3.3 V dc NA B39 LOCK# I/O
A40 SDONE I/O B40 PERR# I/O
A41 SBO# I/O B41 +3.3 V dc NA
A42 Ground NA B42 SERR# I/O
A43 PCIPAR NA B43 +3.3 V dc NA
A44 Address/Data 15 I/O B44 C/BE1# I/O
A45 +3.3 V I/O B45 Address/Data 14 I/O
A46 Address/Data 13 NA B46 Ground NA
A47 Address/Data 11 I/O B47 Address/Data 12 I/O
A48 Ground I/O B48 Address/Data 10 I/O
A49 Address/Data 9 NA B49 Ground NA
A50 ##Key## NA B50 ##Key## NA
A51 ##Key## NA B51 ##Key## NA
A52 C/BE0# I/O B52 Address/Data 8 I/O
A53 +3.3 V dc I/O B53 Address/Data 7 I/O
A54 Address/Data 6 NA B54 +3.3 V dc NA
A55 Address/Data 4 I/O B55 Address/Data 5 I/O
A56 Ground I/O B56 Address/Data 3 I/O
A57 Address/Data 2 NA B57 Ground NA
A58 Address/Data 0 I/O B58 Address/Data 1 I/O
A59 +5 V dc NA B59 +5 V dc NA
A60 REQ64# I/O B60 ACK64# I/O
A61 +5 V dc NA B61 +5 V dc NA
A62 +5 V dc NA B62 +5 V dc NA
Appendix A. Connector Pin Assignments 39
To Next Page
Loading...
Need help?
General
