57
Chapter 4 BIOS Setup
DRAM Settings
The first chipset settings deal with CPU access to dynamic
random access memory (DRAM). The default timings have
been carefully chosen and should only be altered if data is
being lost. Such a scenario might well occur if your system
had mixed speed DRAM chips installed. Longer delays
might result, however this preserves the integrity of the data
held in the slower memory chips.
4.6.1 SDRAM CAS Latency Time
This controls the number of clocks between the SDRAM read
command and the time that the data actually becomes
available.
3,2 )eulaVtluafeD(
4.6.2 SDRAM Cycle Time Tras/Trc
This controls the number of SDRAM clocks used per access
cycle.
9/7,7/5 )eulaVtluafeD(
4.6.3 SDRAM RAS-to-CAS Delay
This controls the number of clocks between the SDRAM
active command and the read / write command.
3,2 )eulaVtluafeD(
4.6.4 SDRAM RAS Precharge Time
If an insufficient number of cycles is allowed for the RAS to
accumulate its charge before DRAM refresh, the refresh may
be incomplete and the DRAM may fail to retain data. This
controls the idle(delay) clocks after issueing a prechange
command to the SDRAM.
3,2 )eulaVtluafeD(
To Next Page
Loading...