EasyManuals Logo

JVC FS-SD550R User Manual

JVC FS-SD550R
31 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #20 background imageLoading...
Page #20 background image
FS-SD550R/FS-SD770R/FS-SD990R
1-20
UPD780024AGKB19 (IC701) : CPU
1. Pin layout
2. Block diagram
1
16
48
33
64 ~ 49
17 ~ 32
~
~
78K/0
CPU
CORE
ROM
(32K
BYTE)
RAM
(1024
BYTE)
16-bit TIMER/
EVENT COUNTER
8-bit TIMER/
EVENT COUNTER50
PORT0
PORT1
PORT2
PORT3
PORT4
PORT5
PORT6
PORT7
EXTERNAL
ACCESS
SYSTEM
CONTROL
8-bit TIMER/
EVENT COUNTER51
SERIAL
INTERFACE30
SERIAL
INTERFACE31
UART0
INTERRUPT
CONTROL
A/D CONVERTER
VDD0 VDD1 Vss0 Vss1 IC
BUZZER OUTPUT
CLOCK OUTPUT
CONTROL
WATCHDOG TIMER
WATCH TIMER

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the JVC FS-SD550R and is the answer not in the manual?

JVC FS-SD550R Specifications

General IconGeneral
BrandJVC
ModelFS-SD550R
CategoryStereo System
LanguageEnglish

Related product manuals