JVC FS-SD7R - Page 36

FS-SD5R/FS-SD7R/FS-SD9R
™BD3861FS-X (IC501) : Audio sound control
1. Pin layout
wo] fen] foo] fos] fowl [er] [eml_[om]_fon]_oo]_[oe]_ [mf
Middlet Bass1 Bass2
fO=1kHz f0=90Hz f0=90Hz
OdB~
>
-590B
Vee/2
\F
oO, O O, O O, O O, O O, O ©, O O, O O, O O, O O, O _
® | vee2 Logic
0 ‘0 25k} oo 25k) ‘o 025k] bo 25k! bo 025k} Lo 10 25k] ob 025k] oo 25k} Ly 19 25k! ‘bo 125k 9
25k 25k 25k 25k 25k 25k 25k 25k 25k 25k
Q O> Q o> 400k
yet ey Te lel del be) Tel Ley bel bel bal TSP al Tis) ie
3. Pin function
ZAIA
7 Fanation |_| Symb
[CH2inputpinA ———=«*'181BASS21| CH2 bass filter setting pin
[CH1inputpinB ———S—=«d'19 BASS22| CH2 bass filter setting pin
CH1 output pin
CH1 input pin D MID11 | CH1 middle filter setting pin
CH2 input pin D MID12 | CH1 middle filter setting pin
Vig &
SIS) T/E\m|m!19/0|Q 10 |wlwI\> |S 1 5
o ie) ie) NjA|N/= IN |= 1S
o
CH1 input pin E
CH2 input pin E 26, MID22 | CH2 middle filter setting pin |
IC
iL_[Filterpin = s«*t28] TRE1 | CH1 treble filter settingpin
ND |Groundpin ————«[ 29]: VOL1_| CH1 input volume input pin
TA | Serial data latch receiving pin _[30| VOL2 | CH2 input volume input pin
5] |e [i |= [fo fo [nfo fon | fo fo [bg
—
CLK | Serial clock receiving pin GOUT2 | CH2 input gain output pin
Vcc | Power supply pin GOUT1 | CH1 input gain output pin
2-24