- 31 -
Copyright © 2009 LG Electronics. Inc. All right reserved.
Only for training and service purposes
LGE Internal Use Only
3. TECHNICAL DESCRIPTION
The low-frequency clock is always present, in some applications even when the chipset is
powered down.
F. STLC2593C
Based on Ericsson Technology Licensing Baseband Core (EBC)
Bluetooth™ specification compliance: V2.1 + EDR.(“Lisbon”)
– Point-to-point, point-to-multi-point (up to 7 slaves) and scatternet capability
– Support ACL and SCO links
– Entended SCO (eSCO) links
– Faster Connection
HW support for packet types
– ACL: DM1, DM3, DM5, DH1, DH3, DH5, 2-DH1, 2-DH3,2-DH5,3-DH1,3-DH3, 3-DH5
– SCO: HV1, HV3 and DV
– eSCO: EV3, EV4, EV5, 2-EV3, 2-EV5, 3-EV3, 3-EV5
Adaptive Frequency Hopping (AFH)
Channel Quality Driven Data Rate (CQDDR)
“Lisbon” Feature
– Encryption Pause/Resume (EPR)
– Entended Inquiry Response (EIR)
– Link Supervision Time Out (LSTO)
– Secure Simple Pairing
– Sniff Subrating
– Quality of Service (QoS) : Packet Boundary Flag, Erroneous Data Delivery
Transmit Power
– Power Class 2 and Power Class 1.5 (above 4 dBm)
– Programmable output power
– Power Class 1 compatible
HCI
– HCI H4 and enhanced H4 Transport Layer
– HCI proprietary commands (e.g. peripherals control)
– Single HCI command for patch/upgrade download
–eSCOover HCI supported
Supports Pitch-Period Error Concealment (PPEC)
Efficient and flexible support for WLAN coexistence scenarios
Low power consumption
– Ultra low power architecture with 3 different low power levels
– Deep Sleep modes, including Host-power saving feature
– Dual Wake-up mechanism: initiated by the Host or by the Bluetooth device
Communication interfaces
– Fast UART up to 4 MHz
– Flexible SPI interface up to 13 MHz
–PCM interface
– Up to 10 additional flexibly programmable GPIOs
– External interrupts possible through the GPIOs
– Fast I2C interface as master
Clock support
– System clock input (digital or sine wave) at 9.6, 10, 13, 16, 16.8, 19.2, 26, 33.6 or 38.4MHz
– Low Power clock input at 3.2, 32 and 32.768 kHz
ARM7TDMI CPU
Memory organization
– On chip RAM, including provision for patches
– On chip ROM, preloaded with SW up to HCI
Ciphering support up to 128 bits key11
To Next Page
Loading...
